Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board
☆21Nov 17, 2021Updated 4 years ago
Alternatives and similar repositories for ULX3S_FPGA_Sobel_Edge_Detection_OV7670
Users that are interested in ULX3S_FPGA_Sobel_Edge_Detection_OV7670 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆76Nov 2, 2021Updated 5 years ago
- Sound synthetizer with an fpga☆11Mar 14, 2015Updated 11 years ago
- Macintosh 128 on the Ulx3s ECP5 FPGA☆12Aug 8, 2022Updated 4 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of (7,5) Reed-Solomon encoding and decoding in VHDL☆11Nov 14, 2016Updated 9 years ago
- ☆11Aug 29, 2026Updated 2 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.☆20Apr 26, 2017Updated 9 years ago
- ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by us…☆13Nov 8, 2019Updated 6 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆84Nov 15, 2021Updated 4 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆17Apr 6, 2020Updated 6 years ago
- Verilog for the Bus Pirate Ultra FPGA☆26Dec 12, 2019Updated 6 years ago
- EBAZ4205 and AD9226 as a 0-32 MHz radio spectrum viewer☆17Dec 8, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆26Nov 13, 2015Updated 10 years ago
- Realization of Lane Detection on CPU and implementation on FPGA using SDSOC and VIVADO. Key terms for used softwares: C++, OpenCV, xfOpe…☆21Apr 13, 2020Updated 6 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- Verilog code to connect the HC-SR04 ultrasonic sensor to the DE10-Lite fpga board☆11Apr 18, 2018Updated 8 years ago
- Quite OK image compression Verilog implementation☆26Oct 8, 2026Updated 3 weeks ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 9 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 11 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Artix7 SOM☆22Sep 9, 2024Updated 2 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image…☆14Jul 5, 2017Updated 9 years ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- Space Invaders in Verilog for the iCE40 H1K☆18Feb 15, 2024Updated 2 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 7 months ago
- a simple demo with eSPI and LVGL resistance touch screen based on RP2040☆20Sep 23, 2022Updated 4 years ago