AngeloJacobo / ULX3S_FPGA_Sobel_Edge_Detection_OV7670View external linksLinks
Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board
☆19Nov 17, 2021Updated 4 years ago
Alternatives and similar repositories for ULX3S_FPGA_Sobel_Edge_Detection_OV7670
Users that are interested in ULX3S_FPGA_Sobel_Edge_Detection_OV7670 are comparing it to the libraries listed below
Sorting:
- ☆10Oct 23, 2016Updated 9 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆17Aug 7, 2025Updated 6 months ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- EBAZ4205 and AD9226 as a 0-32 MHz radio spectrum viewer☆15Dec 8, 2022Updated 3 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆41Feb 20, 2025Updated 11 months ago
- ☆16Jul 10, 2020Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- SNES for MiSTer☆16Sep 5, 2025Updated 5 months ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.☆19Apr 26, 2017Updated 8 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago
- Verilog Driver for the ILI9341 TFT Module☆26Jan 28, 2022Updated 4 years ago
- a simple demo with eSPI and LVGL resistance touch screen based on RP2040☆20Sep 23, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- Example code in Verilog for the Blackice II FPGA☆30Sep 8, 2019Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆25Mar 3, 2022Updated 3 years ago
- CNC machine control modules with Toslink optical cables☆28Apr 11, 2017Updated 8 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆27May 12, 2021Updated 4 years ago
- SD card reader with STM32F1☆11Nov 10, 2018Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Arduino-based microcontroller to stabilize model and high power rockets.☆14Aug 9, 2012Updated 13 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- Assembler for a 1 bit processor made around a ROM chip☆39Jan 21, 2024Updated 2 years ago
- Integration of two camera 📷 modules to Basys 3 FPGA☆45Feb 8, 2023Updated 3 years ago
- Arduino and Processing code for an A3080 or ADNS3080 optical flow sensor☆44Mar 28, 2023Updated 2 years ago
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆12Dec 5, 2019Updated 6 years ago
- Directly Upload this code into your Esp8266 12e development board buy changing its Host name and password, than you will be able to obser…☆11May 31, 2016Updated 9 years ago
- A soft SPI library for STM32 HAL.☆11Oct 15, 2021Updated 4 years ago
- Single-axis solar position tracking prototype with a Cortex M0 MCU (Ardunio MKRZero)☆13Apr 13, 2020Updated 5 years ago
- Cam interface to FPGA using ADV7180☆13Jun 7, 2015Updated 10 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated last week