AngeloJacobo / ULX3S_FPGA_Sobel_Edge_Detection_OV7670Links
Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board
☆18Updated 3 years ago
Alternatives and similar repositories for ULX3S_FPGA_Sobel_Edge_Detection_OV7670
Users that are interested in ULX3S_FPGA_Sobel_Edge_Detection_OV7670 are comparing it to the libraries listed below
Sorting:
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Delta Sigma DAC FPGA☆44Updated 7 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Collection of projects for various FPGA development boards☆46Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆26Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆25Updated 5 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆30Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆89Updated 6 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Wishbone controlled I2C controllers☆52Updated 10 months ago
- ☆39Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆31Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆63Updated 4 years ago
- Portable HyperRAM controller☆59Updated 9 months ago
- Artix7 SOM☆18Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago