AngeloJacobo / ULX3S_FPGA_Sobel_Edge_Detection_OV7670Links
Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board
☆19Updated 4 years ago
Alternatives and similar repositories for ULX3S_FPGA_Sobel_Edge_Detection_OV7670
Users that are interested in ULX3S_FPGA_Sobel_Edge_Detection_OV7670 are comparing it to the libraries listed below
Sorting:
- Delta Sigma DAC FPGA☆46Updated 10 months ago
- Master-thesis-final☆19Updated 2 years ago
- Collection of projects for various FPGA development boards☆47Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Wishbone controlled I2C controllers☆56Updated last year
- I2C Master Verilog module☆36Updated 7 months ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 10 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- Verilog Driver for the ILI9341 TFT Module☆25Updated 3 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆29Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- ☆45Updated 3 years ago
- ☆37Updated last year
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- Artix7 SOM☆18Updated last year
- ☆39Updated 4 years ago
- Implemented The UART with FIFO☆15Updated 6 years ago
- YPCB-00338-1P1 Hack☆75Updated last year
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆40Updated 4 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago