AngeloJacobo / ULX3S_FPGA_Sobel_Edge_Detection_OV7670
Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for ULX3S_FPGA_Sobel_Edge_Detection_OV7670
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- Delta Sigma DAC FPGA☆30Updated 10 months ago
- Master-thesis-final☆18Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- ☆16Updated 4 months ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 8 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆28Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆54Updated 3 years ago
- FPGA based WiFi Intrusion detection system☆12Updated last month
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆20Updated 11 months ago
- Wishbone interconnect utilities