AngeloJacobo / ULX3S_FPGA_Sobel_Edge_Detection_OV7670Links
Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board
☆16Updated 3 years ago
Alternatives and similar repositories for ULX3S_FPGA_Sobel_Edge_Detection_OV7670
Users that are interested in ULX3S_FPGA_Sobel_Edge_Detection_OV7670 are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆65Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 6 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆25Updated last year
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 4 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Delta Sigma DAC FPGA☆37Updated 3 months ago
- Audio controller (I2S, SPDIF, DAC)☆83Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- I2C Master Verilog module☆34Updated this week
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- ☆34Updated last year
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- Master-thesis-final☆19Updated last year
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- ☆16Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago