DiegoRosales / VHDL_ModulesLinks
VHDL Modules
☆24Updated 10 years ago
Alternatives and similar repositories for VHDL_Modules
Users that are interested in VHDL_Modules are comparing it to the libraries listed below
Sorting:
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- USB Full Speed PHY☆46Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- A collection of demonstration digital filters☆156Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- A series of CORDIC related projects☆116Updated 11 months ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- I2C Master Verilog module☆34Updated 4 months ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Single Port RAM, Dual Port RAM, FIFO☆27Updated 3 years ago
- RMII Firewall FPGA☆24Updated 5 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago