VHDL Modules
☆24Mar 16, 2015Updated 11 years ago
Alternatives and similar repositories for VHDL_Modules
Users that are interested in VHDL_Modules are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Sep 16, 2020Updated 5 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- Basic library for spatial audio SOFA files☆12Sep 29, 2020Updated 5 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Testbenches for HDL projects☆23Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 12 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- 控制组生存指南☆10Jun 28, 2019Updated 7 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 8 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- Repository for showcasing DevOps practices within microcontroller projects☆12May 16, 2026Updated 3 months ago
- UDP/IP Core☆12Jul 17, 2014Updated 12 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RFSoC QSFP Data Offload Design with GNU Radio☆32Jul 7, 2026Updated 2 months ago
- ☆10May 26, 2023Updated 3 years ago
- ☆27Jun 7, 2020Updated 6 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 6 years ago
- Portable HyperRAM controller☆70Dec 8, 2024Updated last year
- Blackfin CPU support for ghidra☆28Aug 10, 2024Updated 2 years ago
- ☆10Feb 3, 2017Updated 9 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆88Oct 6, 2022Updated 3 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- A computer vision tool to read the result of a dice roll.☆18Nov 11, 2016Updated 9 years ago
- ☆17Jul 12, 2020Updated 6 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An Open-Source Library for RIR Synthesis and Analysis in PyTorch based on FLAMO☆25Jun 25, 2026Updated 2 months ago
- ☆14Oct 10, 2016Updated 9 years ago
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago
- This is a system, whose input is a picture(there may be no license plate, a license plate, or multiple license plates in it), detecting a…☆17Jan 16, 2017Updated 9 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- An open source applicaton for CAN bus analysis, testing and data acquisition☆11Feb 12, 2017Updated 9 years ago