DiegoRosales / VHDL_Modules
VHDL Modules
☆24Updated 10 years ago
Alternatives and similar repositories for VHDL_Modules:
Users that are interested in VHDL_Modules are comparing it to the libraries listed below
- Extensible FPGA control platform☆59Updated last year
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- USB Full Speed PHY☆44Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- Wishbone controlled I2C controllers☆48Updated 5 months ago
- I2C Slave Interface (Vhdl)☆22Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- i2s core, with support for both transmit and receive☆29Updated 6 years ago
- ☆15Updated 9 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆31Updated 8 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- Small footprint and configurable JESD204B core☆42Updated this week
- ☆33Updated last year
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- ☆45Updated last year
- ☆30Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- ☆17Updated 4 years ago