VHDL Modules
☆24Mar 16, 2015Updated 11 years ago
Alternatives and similar repositories for VHDL_Modules
Users that are interested in VHDL_Modules are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Sep 16, 2020Updated 6 years ago
- Blink demo for GOWIN FPGA dev kit DK-START-GW1N4☆12Oct 8, 2018Updated 8 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Wi-Fi LDPC codec Verilog IP core☆21Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 12 years ago
- Testbenches for HDL projects☆25Updated this week
- UDP/IP Core☆12Jul 17, 2014Updated 12 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RFSoC QSFP Data Offload Design with GNU Radio☆33Jul 7, 2026Updated 3 months ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 5 years ago
- Repository for showcasing DevOps practices within microcontroller projects☆12May 16, 2026Updated 5 months ago
- ☆10May 26, 2023Updated 3 years ago
- 控制组生存指南☆11Jun 28, 2019Updated 7 years ago
- Zynq Workshop for Beginners☆10May 3, 2016Updated 10 years ago
- ☆14Mar 12, 2021Updated 5 years ago
- Portable HyperRAM controller☆76Dec 8, 2024Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Gaussian noise generator Verilog IP core☆35Jul 5, 2026Updated 4 months ago
- ☆14Oct 10, 2016Updated 10 years ago
- Blackfin CPU support for ghidra☆30Aug 10, 2024Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- ☆28Jun 7, 2020Updated 6 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- Library of VHDL components that are useful in larger designs.☆246Oct 10, 2023Updated 3 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆19Sep 21, 2025Updated last year
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆90Oct 6, 2022Updated 4 years ago
- This is a system, whose input is a picture(there may be no license plate, a license plate, or multiple license plates in it), detecting a…☆17Jan 16, 2017Updated 9 years ago
- ☆10Jul 6, 2025Updated last year