VHDL Modules
☆24Mar 16, 2015Updated 11 years ago
Alternatives and similar repositories for VHDL_Modules
Users that are interested in VHDL_Modules are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Sep 16, 2020Updated 5 years ago
- Blink demo for GOWIN FPGA dev kit DK-START-GW1N4☆12Oct 8, 2018Updated 7 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- Basic library for spatial audio SOFA files☆12Sep 29, 2020Updated 5 years ago
- These live scripts focus on concepts and practices related to working with data: textual data types, numerical data types, data storage, …☆10May 5, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Testbenches for HDL projects☆23Jul 10, 2026Updated 2 weeks ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- 控制组生存指南☆10Jun 28, 2019Updated 7 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 12 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆30Jul 7, 2026Updated 3 weeks ago
- ☆10May 26, 2023Updated 3 years ago
- ☆26Jun 7, 2020Updated 6 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- Portable HyperRAM controller☆69Dec 8, 2024Updated last year
- Blackfin CPU support for ghidra☆27Aug 10, 2024Updated last year
- ☆10Feb 3, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆17Sep 7, 2018Updated 7 years ago
- Gaussian noise generator Verilog IP core☆34Jul 5, 2026Updated 3 weeks ago
- A low cost, lightweight autonomous LTE network, building upon virtualization techniques and open source software stacks.☆19Jun 9, 2020Updated 6 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆88Oct 6, 2022Updated 3 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Library of VHDL components that are useful in larger designs.☆245Oct 10, 2023Updated 2 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A computer vision tool to read the result of a dice roll.☆18Nov 11, 2016Updated 9 years ago
- ☆17Jul 12, 2020Updated 6 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Wi-Fi LDPC codec Verilog IP core☆20Jun 30, 2026Updated 3 weeks ago
- An Open-Source Library for RIR Synthesis and Analysis in PyTorch based on FLAMO☆23Jun 25, 2026Updated last month
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago
- This is a system, whose input is a picture(there may be no license plate, a license plate, or multiple license plates in it), detecting a…☆17Jan 16, 2017Updated 9 years ago