A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 x 480 resolution, 30 fps.
☆30Mar 18, 2023Updated 3 years ago
Alternatives and similar repositories for OV7670-camera
Users that are interested in OV7670-camera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- Modulation and Arbitrary Waveform Generator☆20Feb 16, 2021Updated 5 years ago
- ☆26May 16, 2024Updated 2 years ago
- Implementation of Sobel Filter in Verilog☆27Mar 10, 2017Updated 9 years ago
- ☆27Nov 2, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 机器人使用了Xilinx的SPARTAN-6系列芯片以及ISE设计工具对机器人控制电路进行了设计和仿真，验证了电路的正确性和可靠性。同时机器人使用了温湿度传感器、人体感应传感器、超声波传感器、震动传感器、有毒气体传感器等，可以对灾区的环境和受困人员进行多方面的检测和响应。还…☆11Nov 15, 2023Updated 2 years ago
- FPGA简单入门☆12Nov 17, 2020Updated 5 years ago
- Smart camera with OV 7670 and Zynq☆51May 17, 2022Updated 4 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆48Apr 22, 2024Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆180Jul 28, 2021Updated 4 years ago
- ☆23Apr 24, 2026Updated 3 weeks ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆48Feb 22, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 4 years ago
- This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image…☆14Jul 5, 2017Updated 8 years ago
- ☆27Feb 5, 2020Updated 6 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Misc. FPGA Projects☆15Apr 29, 2026Updated 3 weeks ago
- ☆11Jan 23, 2017Updated 9 years ago
- Simple SDRAM Controller for DE10-Lite.☆13Jan 20, 2019Updated 7 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- DIY Car Rev Alarm and Gear Indicator☆15Aug 19, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- A Large-Scale Dataset for Stereo Matching in Autonomous Driving Scenarios☆10Oct 25, 2021Updated 4 years ago
- Forth for the J1-CPU☆18Mar 13, 2017Updated 9 years ago
- ☆12Feb 2, 2026Updated 3 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 4 years ago
- EBAZ4205 and AD9226 as a 0-32 MHz radio spectrum viewer☆16Dec 8, 2022Updated 3 years ago
- verilog modules☆15May 4, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- PCB design to simulate CP and PP signals of an EV☆17Mar 16, 2026Updated 2 months ago
- Bitonic sort using simd (avx/neon) instructions☆17Mar 14, 2022Updated 4 years ago
- BASIC interpreter for Arduino and STM32☆21Jan 31, 2019Updated 7 years ago
- Arduino Library for the AFE4490 SPO2 shield and breakout boards from Protocentral☆10Oct 31, 2025Updated 6 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago