amsacks / OV7670-cameraLinks
A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 x 480 resolution, 30 fps.
☆23Updated 2 years ago
Alternatives and similar repositories for OV7670-camera
Users that are interested in OV7670-camera are comparing it to the libraries listed below
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- FPGA Camera Parallel & MIPI Verilog☆29Updated 2 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆86Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆62Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆63Updated 3 years ago
- DMA Hardware Description with Verilog☆19Updated 6 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- An implementation of the CORDIC algorithm in Verilog.☆107Updated 7 years ago
- A series of CORDIC related projects☆120Updated last year
- Hardware and Software Co-design implementations☆15Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆170Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 2 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆66Updated 4 years ago
- UART -> AXI Bridge☆69Updated 4 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Simple 8-bit UART realization on Verilog HDL.☆113Updated last year
- Verilog SPI master and slave☆62Updated 10 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Updated 7 years ago
- Single Port RAM, Dual Port RAM, FIFO☆30Updated 3 years ago
- Verilog UART☆190Updated 12 years ago