A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 x 480 resolution, 30 fps.
☆30Mar 18, 2023Updated 3 years ago
Alternatives and similar repositories for OV7670-camera
Users that are interested in OV7670-camera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆11Sep 19, 2025Updated 7 months ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- Verilog modules required to get the OV7670 camera working☆80Jul 26, 2018Updated 7 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆77Nov 15, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆34Nov 8, 2021Updated 4 years ago
- ☆26May 16, 2024Updated last year
- Implementation of Sobel Filter in Verilog☆27Mar 10, 2017Updated 9 years ago
- ☆27Nov 2, 2017Updated 8 years ago
- A project aimed at teaching how to build an OS from scratch in C and Rust☆46Mar 26, 2026Updated last month
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 5 years ago
- FPGA简单入门☆12Nov 17, 2020Updated 5 years ago
- Version 1.1 of my 8-bit, TTL computer.☆13Apr 22, 2026Updated last week
- Smart camera with OV 7670 and Zynq☆51May 17, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆179Jul 28, 2021Updated 4 years ago
- ☆22Apr 24, 2026Updated last week
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image…☆14Jul 5, 2017Updated 8 years ago
- ☆15Aug 19, 2025Updated 8 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆79Nov 8, 2025Updated 5 months ago
- ☆11Jan 23, 2017Updated 9 years ago
- Simple SDRAM Controller for DE10-Lite.☆13Jan 20, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- DIY Car Rev Alarm and Gear Indicator☆15Aug 19, 2017Updated 8 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- A Python bytecode compiler written in Python. Based on a fork of https//github.com/pfalcon/python-compiler☆17Jan 28, 2021Updated 5 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- Forth for the J1-CPU☆18Mar 13, 2017Updated 9 years ago
- ☆12Feb 2, 2026Updated 3 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- A project to create a digital camera with Raspberry Pi in Linux standard way such as ioctl☆14Dec 4, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 4 years ago
- verilog modules☆15May 4, 2020Updated 5 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- PCB design to simulate CP and PP signals of an EV☆17Mar 16, 2026Updated last month
- Bitonic sort using simd (avx/neon) instructions☆17Mar 14, 2022Updated 4 years ago
- Assembler and IDE for NXP/Freescale/Motorola's HC11, HC12, S12, S12X, and XGATE CPUs☆22Mar 29, 2024Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year