Alternatives and similar repositories for NTU_CVSD_2021

Users that are interested in NTU_CVSD_2021 are comparing it to the libraries listed below

• Ni-ChiTing / IC_contest_cell_based_design
  ☆13Updated 4 years ago
• derek8955 / ic_contest
  IC Contest
  ☆37Updated 2 years ago
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 7 years ago
• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆31Updated 9 months ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆18Updated last year
• zxc31070109 / ICLAB2022FALL
  國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授
  ☆13Updated 2 years ago
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆123Updated 10 months ago
• bol-edu / caravel-soc_fpga-lab
  ☆18Updated 3 months ago
• XDEv11 / ICLAB-2022-FALL
  ☆36Updated 2 years ago
• max410011 / IC-Contest
  ☆18Updated 2 years ago
• suchuankai / IC-contest
  IC-contest 2012~2024
  ☆18Updated last year
• kevin861222 / NYCU-ICLAB-2024-Spring
  超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理
  ☆87Updated 3 months ago
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆13Updated 8 years ago
• kerryliukk / NTHU-ICLAB
  清華大學 | 積體電路設計實驗 (IC LAB) | 110上
  ☆41Updated 2 years ago
• NCTUTHEBEST / ICLAB_2023_FALL
  紀錄一下自己寫過的所有Lab
  ☆32Updated last year
• freecores / dma_axi
  AXI DMA 32 / 64 bits
  ☆115Updated 11 years ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆155Updated last year
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆38Updated last year
• reglin2000 / NCTU-ICLAB-2021-FALL
  ☆12Updated 3 years ago
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆183Updated 2 years ago
• kumarrishav14 / AXI
  VIP for AXI Protocol
  ☆139Updated 3 years ago
• mitshine / UVM-and-System-Verilog-Manual
  UVM and System Verilog Manuals
  ☆43Updated 6 years ago
• yutongshen / RISC-V_SoC
  ☆37Updated 2 years ago
• hyf6661669 / Synopsys-Documents
  Some useful documents of Synopsys
  ☆76Updated 3 years ago
• VenciFreeman / FFT_ChipDesign
  A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.
  ☆65Updated 11 months ago
• bakhshalipour / NoC-Verilog
  A verilog implementation for Network-on-Chip
  ☆74Updated 7 years ago
• chrisneuf / Deep-Neural-Network-Hardware-Accelerator
  My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket
  ☆27Updated 5 years ago
• agalimberti / NoCRouter
  RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
  ☆126Updated 7 years ago
• michaelehab / AES-Verilog
  Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL
  ☆102Updated 2 years ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆161Updated last month