Computer-Aided VLSI System Design
☆25Oct 24, 2024Updated last year
Alternatives and similar repositories for NTU_CVSD_2021
Users that are interested in NTU_CVSD_2021 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆11Jan 18, 2024Updated 2 years ago
- ☆14Feb 13, 2022Updated 4 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- ☆40Jun 13, 2026Updated last month
- IC Contest☆47Mar 28, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆15Jun 28, 2021Updated 5 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆50Oct 14, 2022Updated 3 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- ☆38Sep 17, 2024Updated last year
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Inference Engine for SiliconMind-V1 Verilog Coding Models☆42Jun 2, 2026Updated last month
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- 交大電子所-積體電路實驗設計-李鎮宜教授☆13Sep 4, 2024Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated last month
- Code for generating config files for ESIM Multi-Object-2D simulator☆26Mar 5, 2022Updated 4 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆14Mar 5, 2017Updated 9 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Event-based Eye Tracking using ConvLSTM networks☆26Jan 26, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆71Apr 7, 2024Updated 2 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆210Apr 2, 2023Updated 3 years ago
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year
- ☆11Updated this week
- Notebooks for Deep Learning course (CE719) TA sessions - Sharif University of Technology☆14Jul 10, 2021Updated 5 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理☆147Apr 30, 2026Updated 3 months ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆119Jul 2, 2025Updated last year
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- ☆14Jan 4, 2023Updated 3 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- ☆50Feb 27, 2024Updated 2 years ago