Computer-Aided VLSI System Design
☆26Oct 24, 2024Updated 2 years ago
Alternatives and similar repositories for NTU_CVSD_2021
Users that are interested in NTU_CVSD_2021 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Professor: C.H. Yang☆11Oct 6, 2026Updated last month
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆53Oct 6, 2024Updated 2 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- IC Contest☆47Mar 28, 2023Updated 3 years ago
- ☆13Feb 13, 2022Updated 4 years ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆14Jan 18, 2024Updated 2 years ago
- Hardware Description Language on FPGA☆12Sep 18, 2023Updated 3 years ago
- 題目練習☆13Sep 29, 2022Updated 4 years ago
- Digital IC design and vlsi notes☆16Jun 24, 2020Updated 6 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆15Mar 3, 2023Updated 3 years ago
- ☆42Jun 13, 2026Updated 5 months ago
- ☆22Apr 2, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆181Sep 9, 2024Updated 2 years ago
- IC-contest 2012~2024☆26Apr 30, 2024Updated 2 years ago
- Selected digital IC designs, architecture explanations, and measured results for NYCU ICLAB, Fall 2026.☆36Nov 1, 2026Updated last week
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆16Jun 28, 2021Updated 5 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 5 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆11Mar 4, 2025Updated last year
- Deep Learning & VLSI Crash Course for New Members☆44Aug 20, 2026Updated 2 months ago
- 紀錄一下自己寫過的所有Lab☆42Jan 18, 2024Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Logic Synthesis and Verification: Programming Assignments☆16Oct 21, 2026Updated 3 weeks ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆53Oct 14, 2022Updated 4 years ago
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- A computing in memory project based on Python, which includes training, quantization, hardware implementation performance estimation.☆10Jul 17, 2024Updated 2 years ago
- To take down the code that I've written in course.☆11Jun 23, 2024Updated 2 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
Are these results useful?