CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target
☆26May 12, 2025Updated last year
Alternatives and similar repositories for cmake-verilog-vhdl-fpga-template
Users that are interested in cmake-verilog-vhdl-fpga-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 weeks ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 5 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 10 months ago
- Photoshop Actions to mimic Instagram filters☆11Jan 3, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image…☆14Jul 5, 2017Updated 9 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 11 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- A LLM powered plugin for KiCad 10.0☆90Updated this week
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- ChimeraTK core library: Provide (client) access to hardware devices and other control system applications.☆12Updated this week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- STM32G4 FD-CAN(2Mbps-Normal mode) project of STM32CubeIDE, tested on NUCLEO-G474RE.☆13Aug 24, 2024Updated 2 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- c++ disassembly library☆15May 22, 2017Updated 9 years ago
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- GCC 5.1.1 cross-compiler for Intel Xeon Phi Knights Corner / k1om☆24Mar 29, 2016Updated 10 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 10 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- An RS232 communication controller implemented in VHDL☆16Jun 23, 2026Updated 2 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated last month
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- L'Abbaye des Morts 1.12 for GCW-Zero, forked from http://code.google.com/p/abbaye-for-linux/☆12Feb 9, 2014Updated 12 years ago
- Software for Bill Shen's Z280RC Single Board Z280 system on a RC2014 board☆16Jun 16, 2026Updated 3 months ago