CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target
☆26May 12, 2025Updated last year
Alternatives and similar repositories for cmake-verilog-vhdl-fpga-template
Users that are interested in cmake-verilog-vhdl-fpga-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 5 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Photoshop Actions to mimic Instagram filters☆11Jan 3, 2017Updated 9 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 14 years ago
- Proposal for a Nuclear Talent course on Nuclear Theory for Nuclear Structure Experiment☆12Feb 18, 2021Updated 5 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 11 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- ChimeraTK core library: Provide (client) access to hardware devices and other control system applications.☆12Updated this week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Pixie Acquisition and Analysis Software Suite☆10Feb 19, 2025Updated last year
- Miscellaneous utility code for c++ projects.☆18Nov 4, 2018Updated 7 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- c++ disassembly library☆15May 22, 2017Updated 9 years ago
- GCC 5.1.1 cross-compiler for Intel Xeon Phi Knights Corner / k1om☆24Mar 29, 2016Updated 10 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- ☆17Oct 3, 2016Updated 9 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 weeks ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- A collection of VHDL projects for generating VGA output☆26Nov 26, 2018Updated 7 years ago
- DAQ for high speed digitizers, performing analysis of captured waveforms, using C++, Qt, embedded V8☆11May 11, 2016Updated 10 years ago