CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target
☆26May 12, 2025Updated 10 months ago
Alternatives and similar repositories for cmake-verilog-vhdl-fpga-template
Users that are interested in cmake-verilog-vhdl-fpga-template are comparing it to the libraries listed below
Sorting:
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- ☆13Aug 22, 2022Updated 3 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 4 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Photoshop Actions to mimic Instagram filters☆11Jan 3, 2017Updated 9 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆10Mar 18, 2014Updated 12 years ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 12 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- APB master and slave developed in RTL.☆23Oct 25, 2025Updated 4 months ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Jan 10, 2018Updated 8 years ago
- Miscellaneous utility code for c++ projects.☆18Nov 4, 2018Updated 7 years ago
- This repository includes some FPGA projects like VGA control, image processing. So far, fpga can drive a VGA monitor and display an image…☆14Jul 5, 2017Updated 8 years ago
- ChimeraTK core library: Provide (client) access to hardware devices and other control system applications.☆12Updated this week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97May 24, 2022Updated 3 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- An RS232 communication controller implemented in VHDL☆16Aug 17, 2014Updated 11 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆286Nov 25, 2019Updated 6 years ago
- GCC 5.1.1 cross-compiler for Intel Xeon Phi Knights Corner / k1om☆23Mar 29, 2016Updated 9 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Fork of the ski ia64 emulator☆12May 15, 2016Updated 9 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- A collection of VHDL projects for generating VGA output☆25Nov 26, 2018Updated 7 years ago
- A Low-Overhead tool for Floating-Point Exception Detection in NVIDIA GPUs☆12Dec 17, 2024Updated last year