Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr
☆27Jun 14, 2020Updated 6 years ago
Alternatives and similar repositories for ghdl-yosys-blink
Users that are interested in ghdl-yosys-blink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 7 months ago
- ☆23Oct 19, 2021Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 7 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- ESP32 Remote JTAG Host for programming FPGAs☆29Sep 28, 2020Updated 6 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Open Source Layouts, Footprints, Schematics, Libraries, ... for Cadence Products☆12Sep 13, 2022Updated 4 years ago
- ☆16Apr 21, 2022Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- MeshSense on arm64 (RPI 3/4/5) and x86-64☆14May 8, 2026Updated 5 months ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- The Elgato Cam Link 4K, rebuilt with open-source LiteX gateware and bare-metal FX3 firmware.☆28Oct 12, 2026Updated 2 weeks ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Sep 12, 2022Updated 4 years ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆49Jan 16, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 6 months ago
- RISC-V soft core running on Colorlight 5B-74B.☆45Feb 14, 2021Updated 5 years ago
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- ☆22Mar 9, 2021Updated 5 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago