antonblanchard / ghdl-yosys-blinkLinks
Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr
☆26Updated 4 years ago
Alternatives and similar repositories for ghdl-yosys-blink
Users that are interested in ghdl-yosys-blink are comparing it to the libraries listed below
Sorting:
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- ☆22Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Hogge Phase EMFI Detector☆15Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆26Updated 8 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- I want to learn [n]Migen.☆41Updated 5 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week