antonblanchard / ghdl-yosys-blink
Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr
☆26Updated 4 years ago
Alternatives and similar repositories for ghdl-yosys-blink
Users that are interested in ghdl-yosys-blink are comparing it to the libraries listed below
Sorting:
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- ☆22Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆37Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- iCE40 floorplan viewer☆24Updated 6 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Small footprint and configurable SPI core☆41Updated 3 weeks ago
- ice40 USB Analyzer☆58Updated 4 years ago