antonblanchard / ghdl-yosys-blink
Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr
☆26Updated 4 years ago
Alternatives and similar repositories for ghdl-yosys-blink:
Users that are interested in ghdl-yosys-blink are comparing it to the libraries listed below
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- ☆22Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Open Source AES☆31Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Altera JTAG UART wrapper for Bluespec☆24Updated 11 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Small footprint and configurable SPI core☆41Updated this week
- Verilog Language Extension for Visual Studio☆19Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago