antonblanchard / ghdl-yosys-blink
Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr
☆26Updated 4 years ago
Alternatives and similar repositories for ghdl-yosys-blink:
Users that are interested in ghdl-yosys-blink are comparing it to the libraries listed below
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- ☆22Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 7 months ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated 2 months ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- ☆33Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- Small footprint and configurable SPI core☆41Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- An FPGA reverse engineering and documentation project☆36Updated last week
- USB DFU bootloader gateware / firmware for FPGAs☆62Updated 4 months ago