Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr
☆27Jun 14, 2020Updated 6 years ago
Alternatives and similar repositories for ghdl-yosys-blink
Users that are interested in ghdl-yosys-blink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- ESP32 Remote JTAG Host for programming FPGAs☆29Sep 28, 2020Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆36Sep 5, 2021Updated 4 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jun 22, 2026Updated 3 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆44Mar 24, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 7 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 5 months ago
- Documenting Lattice's 28nm FPGA parts☆153Updated this week
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 2 months ago
- RISC-V soft core running on Colorlight 5B-74B.☆44Feb 14, 2021Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆25Updated this week
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆46Sep 12, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆20Apr 7, 2026Updated 3 months ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Opulent Voice Modulator and Demodulator in C++ (GPL)☆16Jul 6, 2026Updated 2 weeks ago
- ☆21Mar 9, 2021Updated 5 years ago
- Tool for Atheros ART partition☆11Oct 9, 2017Updated 8 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- ☆14Sep 2, 2020Updated 5 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆43Nov 17, 2014Updated 11 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Demo projects for various Kintex FPGA boards☆71May 29, 2026Updated last month
- Yosys Plugins☆22Jul 16, 2019Updated 7 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year