antonblanchard / ghdl-yosys-blink
Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr
☆26Updated 4 years ago
Alternatives and similar repositories for ghdl-yosys-blink:
Users that are interested in ghdl-yosys-blink are comparing it to the libraries listed below
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- ☆22Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆26Updated 8 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Open Source AES☆31Updated 11 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Löwe FPGA Board☆12Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Virtual development board for HDL design☆40Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- ☆33Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Amaranth HDL libary for building USB-capable SoC designs.☆20Updated 2 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 10 months ago
- FPGA board-level debugging and reverse-engineering tool☆35Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago