antonblanchard / ghdl-yosys-blink
Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr
☆26Updated 4 years ago
Alternatives and similar repositories for ghdl-yosys-blink:
Users that are interested in ghdl-yosys-blink are comparing it to the libraries listed below
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- ☆22Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Demo board for TT4 and beyond☆20Updated last month
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- Open Source AES☆31Updated 11 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- a small simple slow serial FPGA core☆16Updated 4 years ago