Embedded Box, containerized development environments for embedded and FPGA designers
☆20Jul 4, 2026Updated 3 months ago
Alternatives and similar repositories for EBox
Users that are interested in EBox are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Clean and modular embedded firmware project structure for generic MCUs. Includes a production-style folder layout, starter files and guid…☆13Dec 13, 2025Updated 10 months ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆21Jun 14, 2026Updated 4 months ago
- ☆25Aug 9, 2026Updated 2 months ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated last month
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 2 months ago
- This repo is tutorial on how to contribute to Vyommedha SoC☆12Sep 18, 2025Updated last year
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- ☆13Dec 1, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A development board for iCE40UP5K FPGAs☆10Feb 2, 2024Updated 2 years ago
- C++ Kursunda verilen ödevler.☆81Apr 6, 2026Updated 6 months ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Coverview☆36Oct 5, 2026Updated 3 weeks ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Linux Alternative to 7zFM☆12Oct 2, 2025Updated last year
- IPbus Builder Tool☆15Sep 3, 2026Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- Digital Image Processing Techniques and Simple codes using Python (OpenCV).☆10Feb 23, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Jekyll plugin that shows post's git revision history.☆13Jan 4, 2015Updated 11 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated 2 years ago
- ☆11Jul 9, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- A portable and customizable bootloader that will facilitate Over-the-air (OTA) upgrades for microcontroller based applications. For the d…☆11Sep 30, 2022Updated 4 years ago
- FreeRTOS BeagleBone Black (Sitara am3358) port☆17Jan 27, 2017Updated 9 years ago