Embedded Box, containerized development environments for embedded and FPGA designers
☆17Jul 4, 2026Updated 2 weeks ago
Alternatives and similar repositories for EBox
Users that are interested in EBox are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- pyslang-mcp is a read-only Model Context Protocol server for compiler-backed Verilog and SystemVerilog analysis. It uses pyslang to parse…☆19Jun 14, 2026Updated last month
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 4 months ago
- Projects, Codes, Notes, Fixes and Results for book "Hands-On RTOS with Microcontrollers" by Brian Amos and published by Packt.☆12Mar 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 6 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated 2 years ago
- Many peripherals in Verilog ready to use☆41Dec 29, 2024Updated last year
- Coverview☆31Jun 3, 2026Updated last month
- IPbus Builder Tool☆15Apr 28, 2026Updated 2 months ago
- FreeRTOS BeagleBone Black (Sitara am3358) port☆17Jan 27, 2017Updated 9 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- VHDL ile Sayısal Tasarım ve FPGA Uygulamaları kitabı☆12May 30, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- WiFi/BT version of BeagleBone Black done in EAGLE using Octavo OSD3358 SIP☆15Oct 28, 2020Updated 5 years ago
- FreeRTOS for BeagleBone Black☆13Jun 10, 2014Updated 12 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Embedded Linux and Build Systems (Yocto & Build Root)☆18Feb 8, 2024Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jun 22, 2026Updated 3 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- STM32: examples of usage of FatFs library☆58Jun 17, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Jekyll plugin that shows post's git revision history.☆15Jan 4, 2015Updated 11 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- Projects on FreeRTOS using esp32☆14Aug 31, 2021Updated 4 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Source Code☆28Apr 4, 2024Updated 2 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 3 months ago
- sump3 logic analyzer☆44Feb 2, 2026Updated 5 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆47Jul 11, 2025Updated last year