taneroksuz / cpu-mediumLinks
6-stage in-order dual-issue superscalar risc-v cpu with floating point unit
☆13Updated 3 weeks ago
Alternatives and similar repositories for cpu-medium
Users that are interested in cpu-medium are comparing it to the libraries listed below
Sorting:
- To design test bench of the APB protocol☆17Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆12Updated 2 months ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Complete tutorial code.☆21Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- ☆20Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Platform Level Interrupt Controller☆41Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- ☆17Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 weeks ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆26Updated 4 months ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆12Updated 11 months ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- RISC-V RV32IMAFC Core for MCU☆38Updated 4 months ago