taneroksuz / cpu-mediumLinks
6-stage in-order dual-issue superscalar risc-v cpu with floating point unit
☆13Updated this week
Alternatives and similar repositories for cpu-medium
Users that are interested in cpu-medium are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- Platform Level Interrupt Controller☆40Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- ☆41Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- ☆17Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- ☆20Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago