Alternatives and similar repositories for Examples

Users that are interested in Examples are comparing it to the libraries listed below

• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆140Updated 4 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆146Updated 2 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆174Updated 3 weeks ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆121Updated 2 months ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆152Updated 5 months ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆159Updated 2 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆393Updated last week
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆146Updated 2 months ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆148Updated 3 years ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆154Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆307Updated last year
• OVGN / OpenHBMC
  Open-source high performance AXI4-based HyperRAM memory controller
  ☆75Updated 2 years ago
• jamieiles / uart
  Verilog UART
  ☆177Updated 12 years ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆110Updated 8 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆76Updated 3 weeks ago
• leonow32 / verilog-fpga
  Many peripherals in Verilog ready to use
  ☆38Updated 7 months ago
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆138Updated 4 months ago
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆62Updated 8 months ago
• yol / ethernet_mac
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆172Updated last year
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆248Updated 3 years ago
• AngeloJacobo / FPGA_OV7670_Camera_Interface
  Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
  ☆64Updated 3 years ago
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆107Updated last year
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆107Updated 9 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆78Updated last year
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆188Updated 2 years ago
• ATaylorCEngFIET / Mastering-MicroBlaze
  Slides and lab instructions for the mastering MicroBlaze session
  ☆36Updated 3 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆104Updated 2 months ago
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆36Updated last year
• wyvernSemi / riscV
  Open source ISS and logic RISC-V 32 bit project
  ☆55Updated last month
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆116Updated last year