☆140Sep 2, 2023Updated 3 years ago
Alternatives and similar repositories for Examples
Users that are interested in Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆89Aug 6, 2024Updated 2 years ago
- ☆12Jul 14, 2021Updated 5 years ago
- A collection of Opal Kelly provided design resources☆19Nov 2, 2026Updated last week
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- How to set up ptp on two Raspberry Pis and avoid all the pitfalls☆13Apr 19, 2026Updated 6 months ago
- This is a detailed SystemVerilog course☆173Mar 4, 2025Updated last year
- Apio examples☆37Sep 12, 2026Updated 2 months ago
- ☆13Apr 3, 2026Updated 7 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆44Mar 25, 2020Updated 6 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- A collection of notes, summaries, and projects based on the book "FPGA Programming for Beginners" by Frank Bruno.☆24Aug 25, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆205Jul 28, 2021Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.☆94Nov 2, 2026Updated last week
- A simple AXI4 SPI master with optional GPIO for additional control.☆10Nov 26, 2022Updated 3 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆120Dec 24, 2023Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- cryptographic keystream generators in pure Verilog.☆54Oct 31, 2026Updated 2 weeks ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆90Apr 11, 2022Updated 4 years ago
- HDLBits-Solutions☆15May 27, 2022Updated 4 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆142Jul 11, 2025Updated last year
- An open source software suite to control an ADF4351 eval board (firmware, python library, cli and gui).☆14Jul 17, 2024Updated 2 years ago
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 3 months ago
- Verilog UART☆203Jun 4, 2013Updated 13 years ago
- Complete tutorial code.☆25Apr 29, 2024Updated 2 years ago
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Library of generic verilog buildingblocks☆18Dec 25, 2025Updated 10 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆801Jan 28, 2026Updated 9 months ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆141Updated this week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆35Jun 22, 2024Updated 2 years ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆31Jul 5, 2026Updated 4 months ago
- ☆29Updated this week
- ☆33Jul 15, 2026Updated 3 months ago
Are these results useful?