☆136Sep 2, 2023Updated 2 years ago
Alternatives and similar repositories for Examples
Users that are interested in Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆90Aug 6, 2024Updated 2 years ago
- ☆12Jul 14, 2021Updated 5 years ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 2 months ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆85Apr 11, 2022Updated 4 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆113Dec 24, 2023Updated 2 years ago
- Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally ver…☆53Jul 18, 2026Updated 3 weeks ago
- This is a detailed SystemVerilog course☆166Mar 4, 2025Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- Apio examples☆38Updated this week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 22, 2024Updated 2 years ago
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆194Jul 28, 2021Updated 5 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆39Oct 29, 2023Updated 2 years ago
- ☆33Jul 15, 2026Updated last month
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆79Jul 11, 2026Updated last month
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- Ethernet interface modules for Cocotb☆81Jun 20, 2026Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog digital signal processing components☆189Oct 30, 2022Updated 3 years ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 3 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- Triple Modular Redundancy☆31Sep 4, 2019Updated 6 years ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆14Jul 24, 2020Updated 6 years ago
- Opensource DDR3 Controller☆470Jun 12, 2026Updated 2 months ago
- DALI master interface, implemented on an AVR mega644☆10May 17, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A verilog based 5-stage pipelined RISC-V Processor code.☆40Mar 25, 2020Updated 6 years ago
- Test dashboard for verification features in Verilator☆35Updated this week
- RISCV CPU implementation in SystemVerilog☆32Jul 24, 2026Updated 3 weeks ago
- A tiny example of PCM to PDM pipeline on FPGA☆23Feb 16, 2022Updated 4 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆889Updated this week
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 5 years ago
- ☆14Feb 28, 2023Updated 3 years ago