HDLForBeginners / ExamplesLinks
☆117Updated 2 years ago
Alternatives and similar repositories for Examples
Users that are interested in Examples are comparing it to the libraries listed below
Sorting:
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆196Updated this week
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆168Updated 4 years ago
- Verilog digital signal processing components☆169Updated 3 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- Control and Status Register map generator for HDL projects☆129Updated 8 months ago
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- A simple implementation of a UART modem in Verilog.☆171Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- FuseSoC standard core library☆151Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆82Updated this week
- A series of CORDIC related projects☆121Updated last year
- Arduino compatible Risc-V Based SOC☆159Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 4 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- Verilog UART☆191Updated 12 years ago
- Many peripherals in Verilog ready to use☆41Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆114Updated last year
- A simple, basic, formally verified UART controller☆321Updated 2 years ago
- SystemVerilog Tutorial☆190Updated 2 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆69Updated 2 months ago
- Open source ISS and logic RISC-V 32 bit project☆60Updated last week
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆73Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆131Updated 10 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Updated 3 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆73Updated 4 months ago