☆123Sep 2, 2023Updated 2 years ago
Alternatives and similar repositories for Examples
Users that are interested in Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆79Aug 6, 2024Updated last year
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 5 months ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 8 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆80Apr 11, 2022Updated 4 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆23Oct 8, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming☆18Sep 25, 2024Updated last year
- Ethernet interface modules for Cocotb☆77Sep 8, 2025Updated 7 months ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Test dashboard for verification features in Verilator☆31Updated this week
- A C implementation of the Tsetlin Machine☆17Feb 6, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Apio examples☆37Apr 8, 2026Updated last week
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- ☆13Feb 1, 2025Updated last year
- ☆16Mar 16, 2026Updated 3 weeks ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- Study notes and tutorial for xilinx hls☆20Jul 22, 2021Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆19Sep 14, 2025Updated 7 months ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 3 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- Zynq 7020 移植Threadx 官方例程 （来自expresslogic.sharefile.com）☆11Mar 11, 2022Updated 4 years ago
- Nitro USB FPGA core☆87Mar 1, 2026Updated last month
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Mar 5, 2026Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- port of Stephen A. Edwards apple2fpga to ULX3S☆18Mar 27, 2024Updated 2 years ago
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆20Updated this week
- A collection for GNU radio blocks to implemenet guitar effects☆11Sep 12, 2018Updated 7 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆23Aug 19, 2016Updated 9 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated 2 months ago