☆139Sep 2, 2023Updated 3 years ago
Alternatives and similar repositories for Examples
Users that are interested in Examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Jul 14, 2021Updated 5 years ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 3 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆87Apr 11, 2022Updated 4 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆118Dec 24, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- cryptographic keystream generators in pure Verilog.☆53Oct 8, 2026Updated last week
- This is a detailed SystemVerilog course☆171Mar 4, 2025Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Oct 6, 2026Updated last week
- Apio examples☆37Sep 12, 2026Updated last month
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆35Jun 22, 2024Updated 2 years ago
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆202Jul 28, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 2 years ago
- ☆33Jul 15, 2026Updated 3 months ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆99Updated this week
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- Ethernet interface modules for Cocotb☆83Aug 28, 2026Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- Verilog digital signal processing components☆196Oct 30, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- Triple Modular Redundancy☆33Sep 4, 2019Updated 7 years ago
- Opensource DDR3 Controller☆485Sep 12, 2026Updated last month
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆14Jul 24, 2020Updated 6 years ago
- DALI master interface, implemented on an AVR mega644☆10May 17, 2020Updated 6 years ago
- Test dashboard for verification features in Verilator☆35Updated this week
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A tiny example of PCM to PDM pipeline on FPGA☆23Feb 16, 2022Updated 4 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆968Aug 28, 2026Updated last month
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆43Mar 25, 2020Updated 6 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- Collection of hardware description languages writings and code snippets☆30Jan 29, 2015Updated 11 years ago