Verilog package manager written in Rust
☆147Oct 5, 2024Updated 2 years ago
Alternatives and similar repositories for vpm
Users that are interested in vpm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆11Sep 23, 2023Updated 3 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Digital Design Equivalence Checking☆111Updated this week
- A dependency management tool for hardware projects.☆400Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆171Oct 9, 2026Updated 2 weeks ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- List of awesome semiconductor startups☆783Updated this week
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,477Updated this week
- Universal Memory Interface (UMI)☆171Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Veryl: A Modern Hardware Description Language☆1,051Updated this week
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆271Aug 20, 2024Updated 2 years ago
- ☆26Feb 15, 2025Updated last year
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- SystemVerilog language server☆587Oct 14, 2026Updated 2 weeks ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated last week
- List of awesome open source hardware projects☆362Jan 2, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- CRCat: Complex Rational Catalog of all Possible RLC Networks of up to and Including Five Elements☆35Nov 22, 2025Updated 11 months ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- SystemVerilog grammar for tree-sitter☆124Sep 13, 2026Updated last month
- Code generation tool for control and status registers☆473Sep 11, 2026Updated last month
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- SystemVerilog compiler and language services☆1,173Updated this week
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Modular hardware build system☆1,239Updated this week
- ☆14Jan 21, 2026Updated 9 months ago