Verilog package manager written in Rust
☆146Oct 5, 2024Updated last year
Alternatives and similar repositories for vpm
Users that are interested in vpm are comparing it to the libraries listed below
Sorting:
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- A dependency management tool for hardware projects.☆349Updated this week
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆247Aug 20, 2024Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- List of awesome semiconductor startups☆713Feb 26, 2026Updated last week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 4 months ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- ☆37Jan 7, 2026Updated last month
- Universal Memory Interface (UMI)☆157Feb 20, 2026Updated 2 weeks ago
- CRCat: Complex Rational Catalog of all Possible RLC Networks of up to and Including Five Elements☆35Nov 22, 2025Updated 3 months ago
- List of awesome open source hardware projects☆358Jan 2, 2023Updated 3 years ago
- Veryl: A Modern Hardware Description Language☆893Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- ☆22Jun 23, 2024Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆155Dec 9, 2025Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Example projects for Quokka FPGA toolkit☆37Jan 13, 2023Updated 3 years ago
- The UVM written in Python☆504Updated this week
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- Design Verification Engineer interview preparation guide.☆44Jul 20, 2025Updated 7 months ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 8 months ago
- cocotb: Python-based chip (RTL) verification☆2,266Feb 28, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- ☆27Feb 15, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Fully opensource spiking neural network accelerator☆168Feb 13, 2023Updated 3 years ago
- SystemVerilog linter☆377Nov 6, 2025Updated 4 months ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated 2 months ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- Open hardware 48x 1000baseT + 2x 25G SFP28 Ethernet switch☆31Jul 5, 2025Updated 8 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- A TUI signal waveform viewer.☆23Mar 27, 2025Updated 11 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago