Verilog package manager written in Rust
☆145Oct 5, 2024Updated last year
Alternatives and similar repositories for vpm
Users that are interested in vpm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- CRCat: Complex Rational Catalog of all Possible RLC Networks of up to and Including Five Elements☆35Nov 22, 2025Updated 5 months ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- Design Verification Engineer interview preparation guide.☆49Jul 20, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- List of awesome semiconductor startups☆741Feb 26, 2026Updated 2 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆158May 1, 2026Updated last week
- A dependency management tool for hardware projects.☆365Apr 30, 2026Updated last week
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆51Apr 11, 2026Updated 3 weeks ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆256Aug 20, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆933Updated this week
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- List of awesome open source hardware projects☆360Jan 2, 2023Updated 3 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 9 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 10 months ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The UVM written in Python☆537Apr 27, 2026Updated last week
- ☆41Apr 11, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- Fully opensource spiking neural network accelerator☆171Feb 13, 2023Updated 3 years ago
- Universal Memory Interface (UMI)☆159Apr 16, 2026Updated 3 weeks ago
- Common SystemVerilog components☆743Updated this week
- Convert Verilog to a Hardcaml design☆19Apr 6, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- cocotb: Python-based chip (RTL) verification☆2,366Updated this week
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A pipelined RISC-V processor☆64Dec 1, 2023Updated 2 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- SystemVerilog grammar for tree-sitter☆114Nov 11, 2024Updated last year