Alternatives and similar repositories for vpm

Users that are interested in vpm are comparing it to the libraries listed below

• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆210Updated this week
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆169Updated this week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆209Updated this week
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆243Updated 2 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆123Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆178Updated last week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆91Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 5 months ago
• intel / rohd-hcl
  A hardware component library developed with ROHD.
  ☆107Updated last month
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆154Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆220Updated 9 months ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆70Updated 3 weeks ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆81Updated 8 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated last month
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆109Updated last month
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 5 months ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆304Updated last week
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆117Updated 6 months ago
• chipsalliance / silicon-notebooks
  ☆173Updated 2 years ago
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆94Updated 6 months ago
• aignacio / nox
  RISC-V Nox core
  ☆69Updated 4 months ago
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 8 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆70Updated 2 months ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆259Updated 3 years ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆196Updated last month
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆128Updated 2 months ago
• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆321Updated last week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆162Updated last month
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆69Updated this week