Verilog package manager written in Rust
☆146Oct 5, 2024Updated last year
Alternatives and similar repositories for vpm
Users that are interested in vpm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- CRCat: Complex Rational Catalog of all Possible RLC Networks of up to and Including Five Elements☆35Nov 22, 2025Updated 6 months ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- List of awesome semiconductor startups☆750May 20, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆159May 1, 2026Updated 3 weeks ago
- Design Verification Engineer interview preparation guide.☆50Jul 20, 2025Updated 10 months ago
- A dependency management tool for hardware projects.☆370May 22, 2026Updated last week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆51Apr 11, 2026Updated last month
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆258Aug 20, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆941May 22, 2026Updated last week
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- List of awesome open source hardware projects☆360Jan 2, 2023Updated 3 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 10 months ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- Code generation tool for control and status registers☆459Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The UVM written in Python☆542May 18, 2026Updated last week
- ☆44Apr 11, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,416May 10, 2026Updated 2 weeks ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- Universal Memory Interface (UMI)☆159May 13, 2026Updated 2 weeks ago
- Fully opensource spiking neural network accelerator☆175Feb 13, 2023Updated 3 years ago
- Common SystemVerilog components☆751May 21, 2026Updated last week
- Convert Verilog to a Hardcaml design☆19May 18, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- cocotb: Python-based chip (RTL) verification☆2,379May 22, 2026Updated last week
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Senior Design☆12Jan 26, 2025Updated last year
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- SystemVerilog grammar for tree-sitter☆114Nov 11, 2024Updated last year
- News and Paper Collections for Machine Learning Hardware☆22Apr 26, 2026Updated last month