amykyta3 / tclpython

Related projects ⓘ

Alternatives and complementary repositories for tclpython

• conej730 / vscode-tcl-debug
  Tcl Debug extension for VS Code
  ☆27Updated last year
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆110Updated 7 months ago
• parallella / openeda
  Open source EDA chip design flow
  ☆46Updated 7 years ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆28Updated last year
• msoeken / alice
  C++ command shell library
  ☆51Updated last month
• jonpry / Pill
  Skill language interpreter
  ☆57Updated 4 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last month
• klayoutmatthias / dump_oas_gds2
  An OASIS and GDS2 (chip layout format) binary dump tool for debugging
  ☆38Updated 6 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆70Updated 5 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆109Updated 3 weeks ago
• KenKundert / svg_schematic
  Generate SVG schematics and block diagrams without a mouse.
  ☆25Updated 7 months ago
• bitwisecook / vscode-tcl
  Tcl for Visual Studio Code
  ☆39Updated last year
• rubund / graywolf
  ☆107Updated 3 years ago
• gnucap / gnucap
  gnucap mirror (read only)
  ☆18Updated last week
• zonca / python-qucs
  QUCS, (http://qucs.sf.net), is a powerful open-source circuit simulator, python-qucs is a Python package that allows to automate the proc…
  ☆23Updated 3 years ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆193Updated 3 weeks ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆144Updated this week
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆24Updated last week
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 6 months ago
• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆44Updated 4 years ago
• fsmMLK / inkscapeLogicGates
  Inkscape extension to assist creating logic circuits symbols, following the 'distinctive shape' of IEEE Std 91/91a-1991 standard.
  ☆54Updated 2 years ago
• esnet / xilinx-tools-docker
  Docker image containing Xilinx build tools
  ☆24Updated last month
• s1s0 / toped
  Cross platform, open source IC layout editor
  ☆15Updated 2 weeks ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last week
• bluecheetah / bag
  BAG framework
  ☆41Updated 3 months ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆23Updated 4 years ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated last month
• kevinpt / symbolator
  HDL symbol generator
  ☆185Updated last year
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆93Updated this week