andrewbartolo / accel-sim
Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing
☆7Updated 6 years ago
Alternatives and similar repositories for accel-sim:
Users that are interested in accel-sim are comparing it to the libraries listed below
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- ☆13Updated 4 years ago
- ☆28Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- ☆16Updated 6 years ago
- Fibertree emulator☆12Updated 4 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆12Updated 3 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- ☆35Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 3 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆15Updated 3 years ago
- ☆14Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Fast Floating Point Operators for High Level Synthesis☆20Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆33Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆21Updated last month
- Stencil with Optimized Dataflow Architecture☆15Updated last year