andrewbartolo / accel-sim
Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing
☆7Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for accel-sim
- A simple cycle-accurate DaDianNao simulator☆11Updated 5 years ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- ☆27Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆13Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆33Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler…☆17Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆32Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ☆21Updated last month
- ☆13Updated 4 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- ☆12Updated 2 years ago
- ☆17Updated 6 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- Fibertree emulator☆12Updated 2 weeks ago
- ☆20Updated 2 years ago
- Fast Floating Point Operators for High Level Synthesis☆19Updated last year
- ☆19Updated last year
- CNN accelerator☆26Updated 7 years ago