andrewbartolo / accel-sim
Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing
☆7Updated 6 years ago
Alternatives and similar repositories for accel-sim
Users that are interested in accel-sim are comparing it to the libraries listed below
Sorting:
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- ☆29Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- ☆35Updated 4 years ago
- ☆14Updated last year
- ☆16Updated 7 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Fibertree emulator☆12Updated 6 months ago
- ☆21Updated 2 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 5 months ago
- ☆13Updated 4 years ago
- ☆26Updated last year
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- ☆40Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆14Updated 5 years ago