andrewbartolo / accel-simLinks
Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing
☆7Updated 6 years ago
Alternatives and similar repositories for accel-sim
Users that are interested in accel-sim are comparing it to the libraries listed below
Sorting:
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Fibertree emulator☆12Updated 7 months ago
- ☆15Updated last year
- ☆13Updated 4 years ago
- ☆29Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- ☆35Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆33Updated 6 years ago
- ☆16Updated 7 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆21Updated 3 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆9Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- ☆12Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆48Updated last year
- ☆16Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆14Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago