VHDL implementation of a 1 Hz single cycle CPU that supports recursive function calls
☆14Dec 17, 2019Updated 6 years ago
Alternatives and similar repositories for single-cycle-cpu
Users that are interested in single-cycle-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL-Mips-Pipeline-Microprocessor☆15May 2, 2012Updated 13 years ago
- ☆15Aug 19, 2025Updated 7 months ago
- i2s core, with support for both transmit and receive☆32May 24, 2018Updated 7 years ago
- 5级流水线MIPS-lite微系统（北京工业大学计组课设）☆10Oct 1, 2021Updated 4 years ago
- A common API for interfacing with secure services☆17Mar 17, 2026Updated last week
- Code for the paper: Proving Theorems Recursively☆12May 23, 2024Updated last year
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆20Nov 23, 2020Updated 5 years ago
- Arena Allocator implementation in C☆13Jun 20, 2025Updated 9 months ago
- ☆12Mar 7, 2024Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- A generic and unit-tested module to enable control of WS2812B style LEDs via an SPI port.☆13Jul 14, 2024Updated last year
- A Pong game written in VHDL using a Xilinx Spartan 3 board. VGA + PS/2 Keyboard + Sound support.☆21Nov 7, 2015Updated 10 years ago
- VHDL Samples☆70Jan 28, 2013Updated 13 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- A simple `no_std` heap allocator for RISC-V and Xtensa processors from Espressif☆24Apr 16, 2024Updated last year
- OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)☆16Jun 14, 2020Updated 5 years ago
- My own VHDL components library. Anything from a flip flop to an ALU.☆13Feb 5, 2024Updated 2 years ago
- A small Coq library for collecting side conditions and deferring their proof☆26Oct 14, 2019Updated 6 years ago
- Blackboard, but better☆29Aug 29, 2025Updated 6 months ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆24Dec 4, 2022Updated 3 years ago
- Basic RISC-V CPU implementation in VHDL.☆173Sep 13, 2020Updated 5 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 3 months ago
- Coq utility and tactic library.☆27Dec 9, 2023Updated 2 years ago
- Instructions and examples for BL602 Rust support libraries☆32May 25, 2021Updated 4 years ago
- Interactive code generators for Gowin FPGAs☆20Mar 16, 2023Updated 3 years ago
- Parametric Binary to BCD Converter Using Double Dabble / Shift and Add 3 Algorithm☆16May 28, 2015Updated 10 years ago
- Progmem utility for the AVR architecture☆30Nov 13, 2023Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆31Nov 3, 2025Updated 4 months ago
- Straightforward Pong Game written in VHDL. Scoring and Multiplayer☆25Sep 28, 2015Updated 10 years ago
- ☆28Dec 15, 2021Updated 4 years ago
- Arduino sketch that allows to use the Xiao ESP32S3 Sense as a webserver for streaming microphone and camera feeds☆28Mar 25, 2024Updated 2 years ago
- ☆46May 28, 2023Updated 2 years ago
- A Proof-of-concept CPU profiler written in Go using eBPF☆12Mar 6, 2023Updated 3 years ago
- BibTeX bibliographies for proof engineering-related papers☆30Jul 24, 2019Updated 6 years ago
- ARCHIVED - Materials for running a Team-Based Inquiry Learning linear algebra course☆10Jul 30, 2024Updated last year
- Verilog hardware abstraction library☆50Updated this week