VHDL implementation of a 1 Hz single cycle CPU that supports recursive function calls
☆14Dec 17, 2019Updated 6 years ago
Alternatives and similar repositories for single-cycle-cpu
Users that are interested in single-cycle-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL-Mips-Pipeline-Microprocessor☆15May 2, 2012Updated 14 years ago
- ☆15Aug 19, 2025Updated 10 months ago
- ☆11May 8, 2019Updated 7 years ago
- Yet Another (actually non-)Relativistic Renderer☆12Apr 4, 2022Updated 4 years ago
- Arena Allocator implementation in C☆13Jun 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SP32 I2S Audio Sampling and Piping it to a PC via UDP☆11Feb 3, 2021Updated 5 years ago
- ☆13Mar 7, 2024Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- Demo app of the implementation of LittleFS for esp-edf framework in VSCode using the https://github.com/joltwallet/esp_littlefs port of L…☆19Dec 16, 2020Updated 5 years ago
- An experimental mutual induction tactic for Lean 4.☆30May 13, 2026Updated last month
- A Pong game written in VHDL using a Xilinx Spartan 3 board. VGA + PS/2 Keyboard + Sound support.☆22Nov 7, 2015Updated 10 years ago
- A workspace for hacking on riscv crates☆13Mar 1, 2019Updated 7 years ago
- ☆11Nov 23, 2024Updated last year
- Decompose source code into templates and fragments for any language.☆23Aug 29, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- A simple `no_std` heap allocator for RISC-V and Xtensa processors from Espressif☆24Apr 16, 2024Updated 2 years ago
- pure python phase vocoder☆19Jul 16, 2023Updated 2 years ago
- Rust implementation of flasher stub located in esptool☆20Oct 15, 2024Updated last year
- My own VHDL components library. Anything from a flip flop to an ALU.☆12Feb 5, 2024Updated 2 years ago
- Blackboard, but better☆29Aug 29, 2025Updated 10 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- Coq utility and tactic library.☆27Dec 9, 2023Updated 2 years ago
- Instructions and examples for BL602 Rust support libraries☆32May 25, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Embedded network layer for ESP-AT modems☆21Mar 6, 2025Updated last year
- 🐫🎮 OCaml Game Engine☆45Mar 20, 2025Updated last year
- Automatically generates Coq FFI bindings to OCaml libraries [maintainer=@lthms]☆38Apr 27, 2023Updated 3 years ago
- Intuitive graphical representation of source code☆14Mar 15, 2023Updated 3 years ago
- ARCHIVED - Materials for running a Team-Based Inquiry Learning linear algebra course☆10Jul 30, 2024Updated last year
- Romhacking-related tutorials for Zelda64 games☆35May 9, 2026Updated last month
- Logic synthesis and ABC based optimization☆58Jun 18, 2026Updated 2 weeks ago
- Verilog hardware abstraction library☆54Jun 26, 2026Updated last week
- A gui tool written in Dioxus to make it easy to release a workspace of crates to crates.io☆14Feb 22, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Resize icon for STM32Cube IDE ( toolbar )☆12Sep 23, 2021Updated 4 years ago
- H264 encoder/decoder of espressif☆44Jun 8, 2026Updated 3 weeks ago
- Minimal runtime/startup for Xtensa LX processors☆45Feb 6, 2024Updated 2 years ago
- A simple CHIP8 interpreter made with Rust.☆11Apr 23, 2026Updated 2 months ago
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 11 years ago
- Reusable Verilog 2005 components for FPGA designs☆52Dec 14, 2025Updated 6 months ago
- ☆17Aug 28, 2025Updated 10 months ago