Alternatives and similar repositories for single-cycle-cpu

Users that are interested in single-cycle-cpu are comparing it to the libraries listed below

• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• TinyTapeout / tt10-verilog-template
  Submission template for Tiny Tapeout 10 - Verilog HDL Projects
  ☆25Updated 2 months ago
• TinyTapeout / tt07-verilog-template
  Submission template for Tiny Tapeout 7 - Verilog HDL Projects
  ☆19Updated last year
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆110Updated last year
• jaywonchung / Verilog-Harvard-CPU
  Verilog implementation of various types of CPUs
  ☆64Updated 6 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆36Updated 3 years ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆84Updated 9 months ago
• TimRudy / uart-verilog
  A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
  ☆35Updated 2 years ago
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆53Updated last year
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆155Updated 3 years ago
• mihir8181 / VLSI-Design-Digital-System
  This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…
  ☆32Updated 6 years ago
• TinyTapeout / tinytapeout-06
  Tiny Tapeout 06
  ☆13Updated last week
• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆110Updated last year
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆102Updated last month
• tinyvision-ai-inc / Hands-on-FPGA-class
  ☆49Updated 3 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆88Updated 2 months ago
• estufa-cin-ufpe / RISC-V-Pipeline
  32-bit 5-stage pipelined RISC-V processor in SystemVerilog
  ☆24Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆95Updated this week
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆103Updated last month
• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆59Updated 4 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆115Updated last month
• TinyTapeout / ttihp-verilog-template
  Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects
  ☆20Updated 5 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆150Updated last week
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆106Updated 3 weeks ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆108Updated last week
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆60Updated last year
• dkilfoyle / logic2
  Digital Logic Simulator
  ☆33Updated 4 years ago
• mikeroyal / FPGA-Guide
  FPGA Guide
  ☆14Updated 3 years ago