openXC7 / toolchain-nixLinks
Nix flake for openXC7
☆43Updated 7 months ago
Alternatives and similar repositories for toolchain-nix
Users that are interested in toolchain-nix are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆51Updated 5 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- Demo projects for various Kintex FPGA boards☆64Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆142Updated 7 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 2 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- assorted library of utility cores for amaranth HDL☆97Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated last week
- Board definitions for Amaranth HDL☆121Updated 2 months ago
- ☆117Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆111Updated last year
- sump3 logic analyzer☆30Updated 3 weeks ago
- ☆71Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆71Updated 8 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- ☆45Updated 2 years ago
- CoreScore☆167Updated last week
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago