openXC7 / toolchain-nixLinks
Nix flake for openXC7
☆45Updated 10 months ago
Alternatives and similar repositories for toolchain-nix
Users that are interested in toolchain-nix are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Updated 3 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- Demo projects for various Kintex FPGA boards☆65Updated 8 months ago
- Experimental flows using nextpnr for Xilinx devices☆56Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆100Updated 2 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Updated 3 weeks ago
- assorted library of utility cores for amaranth HDL☆102Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- Board definitions for Amaranth HDL☆122Updated 5 months ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- ☆118Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Updated 2 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆73Updated 10 months ago
- Python script to transform a VCD file to wavedrom format☆84Updated 3 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆53Updated last year
- ☆72Updated last year
- Wishbone interconnect utilities☆44Updated last month
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- ☆45Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year