openXC7 / toolchain-nixLinks
Nix flake for openXC7
☆40Updated 2 months ago
Alternatives and similar repositories for toolchain-nix
Users that are interested in toolchain-nix are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated this week
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated 3 weeks ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated 2 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated 2 weeks ago
- The open-source Zynq 7000 BSP generator for openXC7☆37Updated 5 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- CoreScore☆156Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 5 months ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 2 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 6 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆173Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆79Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated 11 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- ☆17Updated last month