openXC7 / toolchain-nixLinks
Nix flake for openXC7
☆44Updated 9 months ago
Alternatives and similar repositories for toolchain-nix
Users that are interested in toolchain-nix are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆84Updated 2 months ago
- Demo projects for various Kintex FPGA boards☆65Updated 7 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated this week
- assorted library of utility cores for amaranth HDL☆99Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆77Updated 3 weeks ago
- Board definitions for Amaranth HDL☆122Updated 4 months ago
- ☆117Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- ☆71Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- CoreScore☆171Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆106Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆45Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated last week
- YPCB-00338-1P1 Hack☆75Updated last year
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆66Updated 8 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆49Updated 11 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago