openXC7 / toolchain-nix
Nix flake for openXC7
☆26Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for toolchain-nix
- Demo projects for various Kintex FPGA boards☆46Updated 5 months ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆44Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆60Updated 4 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆39Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- ☆43Updated last year
- PicoRV☆43Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆22Updated 4 years ago
- ☆22Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆72Updated 2 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆84Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- Bitstream relocation and manipulation tool.☆39Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- assorted library of utility cores for amaranth HDL☆81Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆62Updated this week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 2 years ago
- Small footprint and configurable SPI core☆39Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆89Updated 3 months ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago