TimRudy / uart-verilogLinks
A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
☆30Updated 2 years ago
Alternatives and similar repositories for uart-verilog
Users that are interested in uart-verilog are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 3 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆134Updated 3 years ago
- I2C Master Verilog module☆34Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- 32 bit RISC-V CPU implementation in Verilog☆28Updated 3 years ago
- M-extension for RISC-V cores.☆31Updated 6 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆51Updated 4 months ago
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- UART models for cocotb☆29Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆45Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- SpinalHDL Hardware Math Library☆86Updated 10 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- RISC-V Nox core☆62Updated 2 months ago
- Verilog modules required to get the OV7670 camera working☆73Updated 6 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year