A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
☆42Oct 3, 2025Updated 11 months ago
Alternatives and similar repositories for uart-verilog
Users that are interested in uart-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- ☆19Aug 21, 2023Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆120Apr 27, 2024Updated 2 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- ☆16May 8, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A simple implementation of a UART modem in Verilog.☆193Nov 10, 2021Updated 4 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆160Aug 1, 2026Updated last month
- The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining☆37Jun 11, 2024Updated 2 years ago
- Basic UART TX/RX module for FPGA☆36Oct 18, 2018Updated 7 years ago
- ☆14Apr 16, 2019Updated 7 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- ☆18Aug 8, 2017Updated 9 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 5 years ago
- Digital Design verilog tricky problems having industry standards☆45Jul 30, 2020Updated 6 years ago
- Soft low-speed USB host for ARM☆15Jun 30, 2023Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- Generate Verilog code from a KiCad netlist☆70Nov 2, 2024Updated last year
- ULA chip for ZX Spectrum☆23Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆23Aug 21, 2022Updated 4 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆12Jan 12, 2023Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated last month
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- A port of HenryRLee/PokerHandEvaluator to c#☆14Nov 11, 2021Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆35May 1, 2025Updated last year
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- How to generate NTSC compliant(?) composite color video with an FPGA☆45Apr 26, 2020Updated 6 years ago
- Z80 core in C++☆33Apr 11, 2024Updated 2 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- Code repository for Practical XMPP, published by Packt☆10Jan 30, 2023Updated 3 years ago