A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
☆42Oct 3, 2025Updated 10 months ago
Alternatives and similar repositories for uart-verilog
Users that are interested in uart-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆120Apr 27, 2024Updated 2 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- ☆16May 8, 2018Updated 8 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆157Aug 1, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining☆37Jun 11, 2024Updated 2 years ago
- ☆14Apr 16, 2019Updated 7 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- ☆18Aug 8, 2017Updated 9 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17May 28, 2025Updated last year
- Digital Design verilog tricky problems having industry standards☆46Jul 30, 2020Updated 6 years ago
- Soft low-speed USB host for ARM☆15Jun 30, 2023Updated 3 years ago
- ☆12Jul 30, 2024Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- ☆12Sep 4, 2023Updated 2 years ago
- Generate Verilog code from a KiCad netlist☆68Nov 2, 2024Updated last year
- ULA chip for ZX Spectrum☆23Jul 17, 2014Updated 12 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆23Aug 21, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆11Jan 12, 2023Updated 3 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated last week
- A port of HenryRLee/PokerHandEvaluator to c#☆14Nov 11, 2021Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆59Nov 16, 2023Updated 2 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆35May 1, 2025Updated last year
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Rust to Ada/SPARK converter that makes your systems immune to the Rust virus. Converts Rust code to formally verifiable Ada, including …☆21Apr 22, 2025Updated last year
- How to generate NTSC compliant(?) composite color video with an FPGA☆45Apr 26, 2020Updated 6 years ago
- A simple TUI util to control V4L2 camera parameters☆36Nov 28, 2023Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Z80 core in C++☆33Apr 11, 2024Updated 2 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago