A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
☆40Oct 3, 2025Updated 5 months ago
Alternatives and similar repositories for uart-verilog
Users that are interested in uart-verilog are comparing it to the libraries listed below
Sorting:
- ☆17Aug 21, 2023Updated 2 years ago
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining☆35Jun 11, 2024Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- A simple implementation of a UART modem in Verilog.☆175Nov 10, 2021Updated 4 years ago
- Soft low-speed USB host for ARM☆13Jun 30, 2023Updated 2 years ago
- ☆15May 8, 2018Updated 7 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- IBM MCGA reverse engineered chips☆20Jun 1, 2025Updated 9 months ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 6 years ago
- A CPU made of 7400 logic on breadboards - inside a bread bin ;-)☆18Nov 21, 2021Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆154Oct 2, 2025Updated 5 months ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- PawPad programming header☆18Mar 9, 2023Updated 2 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆19Aug 21, 2022Updated 3 years ago
- ☆18Aug 8, 2017Updated 8 years ago
- Library of FPGA architectures☆31Updated this week
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- Simple fixed-cycle SDRAM Controller☆28Dec 14, 2019Updated 6 years ago
- ULA chip for ZX Spectrum☆20Jul 17, 2014Updated 11 years ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆31May 1, 2025Updated 10 months ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆51Jul 29, 2023Updated 2 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆65Sep 2, 2025Updated 6 months ago
- Source Code☆27Apr 4, 2024Updated last year
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- Generate Verilog code from a KiCad netlist☆65Nov 2, 2024Updated last year
- ☆28Nov 15, 2019Updated 6 years ago
- Zero-overdraw isometric graphics for the ZX Spectrum, featuring the Ant Attack map.☆33Mar 16, 2023Updated 2 years ago
- ☆12Updated this week
- Easy-to-use wrapper for the Geant4 library for Monte Carlo radiation transport in matter. Possible to use either from the command line or…☆11Updated this week
- Z80 core in C++☆32Apr 11, 2024Updated last year
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Sep 14, 2025Updated 5 months ago
- I2C Master Verilog module☆37Jun 1, 2025Updated 9 months ago