TimRudy / uart-verilog
A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
☆17Updated last year
Related projects: ⓘ
- Wishbone interconnect utilities☆34Updated 3 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆39Updated 10 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- Another tiny RISC-V implementation☆51Updated 3 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆26Updated 4 months ago
- Tools for FPGA development.☆43Updated last year
- Computer architecture learning environment using FPGAs☆12Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- A pipelined RISC-V processor☆47Updated 9 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆44Updated last year
- Fusesoc compatible rtl cores☆14Updated last year
- ☆31Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆19Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆54Updated this week
- ☆56Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆63Updated 2 years ago
- M-extension for RISC-V cores.☆22Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 3 weeks ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆26Updated 3 years ago
- USB Full Speed PHY☆38Updated 4 years ago
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆72Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆33Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆80Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆41Updated last week