A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
☆41Oct 6, 2026Updated last week
Alternatives and similar repositories for uart-verilog
Users that are interested in uart-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Aug 21, 2023Updated 3 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- ☆16May 8, 2018Updated 8 years ago
- A simple implementation of a UART modem in Verilog.☆197Nov 10, 2021Updated 4 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆159Aug 1, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 3 years ago
- ☆18Aug 8, 2017Updated 9 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 7 years ago
- ☆17May 28, 2025Updated last year
- Digital Design verilog tricky problems having industry standards☆45Jul 30, 2020Updated 6 years ago
- Soft low-speed USB host for ARM☆15Jun 30, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jul 30, 2024Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- ☆12Sep 4, 2023Updated 3 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆11Apr 2, 2024Updated 2 years ago
- ULA chip for ZX Spectrum☆23Jul 17, 2014Updated 12 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆23Aug 21, 2022Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 6 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆12Jan 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Space Invaders in Verilog for the iCE40 H1K☆18Feb 15, 2024Updated 2 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 2 months ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- A port of HenryRLee/PokerHandEvaluator to c#☆14Nov 11, 2021Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆35May 1, 2025Updated last year
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- How to generate NTSC compliant(?) composite color video with an FPGA☆45Apr 26, 2020Updated 6 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- Z80 core in C++☆34Apr 11, 2024Updated 2 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆18Mar 17, 2019Updated 7 years ago