A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
☆41Oct 3, 2025Updated 7 months ago
Alternatives and similar repositories for uart-verilog
Users that are interested in uart-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART implementation using verilog☆38Feb 14, 2023Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆119Apr 27, 2024Updated 2 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- ☆15May 8, 2018Updated 8 years ago
- The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining☆37Jun 11, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆14Apr 16, 2019Updated 7 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- ☆18Aug 8, 2017Updated 8 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Basic UART TX/RX module for FPGA☆36Oct 18, 2018Updated 7 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- IBM MCGA reverse engineered chips☆24Jun 1, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆22Aug 21, 2022Updated 3 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆16Jun 24, 2019Updated 6 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- ☆16May 28, 2025Updated 11 months ago
- Soft low-speed USB host for ARM☆14Jun 30, 2023Updated 2 years ago
- The system is a FPGA-based system that can recognize object in videos.☆16Apr 29, 2025Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- ☆12Sep 4, 2023Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ULA chip for ZX Spectrum☆22Jul 17, 2014Updated 11 years ago
- Library of FPGA architectures☆33Apr 13, 2026Updated last month
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- A Rust to Ada/SPARK converter that makes your systems immune to the Rust virus. Converts Rust code to formally verifiable Ada, including …☆22Apr 22, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple TUI util to control V4L2 camera parameters☆36Nov 28, 2023Updated 2 years ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- Z80 core in C++☆32Apr 11, 2024Updated 2 years ago