sifferman / fusesoc_templateLinks
Example of how to get started with olofk/fusesoc.
☆17Updated 4 years ago
Alternatives and similar repositories for fusesoc_template
Users that are interested in fusesoc_template are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated 2 weeks ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆46Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- Demo projects for various Kintex FPGA boards☆62Updated 3 months ago
- Virtual Development Board☆60Updated 3 years ago
- FPGA examples on Google Colab☆27Updated 2 weeks ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago
- SAR ADC on tiny tapeout☆42Updated 7 months ago
- Projects published on controlpaths.com and hackster.io☆41Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆67Updated 2 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆87Updated 2 months ago
- ☆55Updated last month
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆24Updated last week
- A series of CORDIC related projects☆110Updated 9 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆33Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆93Updated last year
- Framework Open EDA Gui☆68Updated 8 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- Flip flop setup, hold & metastability explorer tool☆46Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆29Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆53Updated 3 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- Drawio => VHDL and Verilog☆57Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆57Updated this week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 3 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆80Updated this week