sifferman / fusesoc_template
Example of how to get started with olofk/fusesoc.
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for fusesoc_template
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆35Updated last year
- ☆40Updated 8 months ago
- Demo projects for various Kintex FPGA boards☆47Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- FPGA examples on Google Colab☆18Updated 7 months ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- Nitro USB FPGA core☆83Updated 8 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated 9 months ago
- ☆29Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- Documenting the Lattice ECP5 bit-stream format.☆51Updated last year
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆40Updated 2 months ago
- ☆12Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆41Updated last year
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆30Updated 5 months ago
- A pipelined RISC-V processor☆47Updated 11 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆41Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆36Updated this week
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆98Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year