sifferman / fusesoc_templateLinks
Example of how to get started with olofk/fusesoc.
☆17Updated 3 years ago
Alternatives and similar repositories for fusesoc_template
Users that are interested in fusesoc_template are comparing it to the libraries listed below
Sorting:
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆44Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- FPGA examples on Google Colab☆24Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆21Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆51Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week
- A pipelined RISC-V processor☆57Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- SAR ADC on tiny tapeout☆42Updated 4 months ago
- Delta Sigma DAC FPGA☆41Updated 4 months ago
- End-to-End Open-Source I2C GPIO Expander☆32Updated 3 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- A flexible and scalable development platform for modern FPGA projects.☆28Updated this week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆79Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆67Updated 3 years ago