sifferman / fusesoc_templateLinks
Example of how to get started with olofk/fusesoc.
☆17Updated 3 years ago
Alternatives and similar repositories for fusesoc_template
Users that are interested in fusesoc_template are comparing it to the libraries listed below
Sorting:
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 months ago
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆77Updated 11 months ago
- FPGA examples on Google Colab☆22Updated last year
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 2 weeks ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- assorted library of utility cores for amaranth HDL☆92Updated 8 months ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- sump3 logic analyzer☆19Updated last month
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆43Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Virtual Development Board☆60Updated 3 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆20Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- ☆35Updated 6 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆26Updated 7 months ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- ☆41Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago