sifferman / fusesoc_templateLinks
Example of how to get started with olofk/fusesoc.
☆17Updated 4 years ago
Alternatives and similar repositories for fusesoc_template
Users that are interested in fusesoc_template are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Virtual Development Board☆60Updated 3 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆46Updated 2 years ago
- FPGA examples on Google Colab☆27Updated last year
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- Demo projects for various Kintex FPGA boards☆60Updated 2 months ago
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- A series of CORDIC related projects☆110Updated 8 months ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 2 months ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆28Updated 9 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆54Updated 4 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 3 years ago
- A flexible and scalable development platform for modern FPGA projects.☆32Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated this week
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆71Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆13Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Drawio => VHDL and Verilog☆56Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- Collection of projects for various FPGA development boards☆45Updated last year
- VHDL PCIe Transceiver☆29Updated 5 years ago
- Framework Open EDA Gui☆68Updated 7 months ago