sifferman / fusesoc_template
Example of how to get started with olofk/fusesoc.
☆16Updated 3 years ago
Alternatives and similar repositories for fusesoc_template:
Users that are interested in fusesoc_template are comparing it to the libraries listed below
- A pipelined RISC-V processor☆50Updated last year
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 weeks ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆43Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆74Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- sump3 logic analyzer☆18Updated 2 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆50Updated 9 months ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- FPGA examples on Google Colab☆21Updated 11 months ago
- ☆40Updated last year
- SAR ADC on tiny tapeout☆39Updated last month
- assorted library of utility cores for amaranth HDL☆86Updated 5 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆56Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆95Updated 7 months ago
- Collection of projects for various FPGA development boards☆43Updated 9 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆35Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆56Updated this week
- ☆39Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆47Updated last week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated this week
- Nitro USB FPGA core☆84Updated 11 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆20Updated 3 years ago