CAN-bus Controller with AXI4-lite Interface
☆17Mar 4, 2025Updated last year
Alternatives and similar repositories for can_axi4lite
Users that are interested in can_axi4lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆39Sep 15, 2022Updated 4 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- 从上位机采用UART或以太网将位流文件烧写到片外Flash中，利用Xilinx FPGA的Multiboot特性，进行OTA(over the air)在线升级。如升级失败，可以回到原来的位流文件。☆13Dec 7, 2023Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- ☆14Feb 28, 2016Updated 10 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆57Dec 6, 2023Updated 2 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆19Oct 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- Arduino library for Microblaze and Cortex A9, integrated with Vivado/SDK☆11Dec 2, 2014Updated 11 years ago
- ☆13May 15, 2015Updated 11 years ago
- Advanced IDE for developing MicroPython app with ESP8266 board☆12Mar 15, 2017Updated 9 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Oct 1, 2026Updated last month
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- 轻量级跨平台 Verilog 仿真工程管理器，支持 Node cli 和 VS Code 扩展☆16Oct 16, 2026Updated 3 weeks ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆12Jul 28, 2019Updated 7 years ago
- Retinal wave data repository☆10Feb 10, 2022Updated 4 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- 路科验证V0实验，完成一个router设计的验证工作☆11Jun 10, 2021Updated 5 years ago
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆24Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V compliant Timer IP☆14May 10, 2024Updated 2 years ago
- ☆16May 8, 2018Updated 8 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆42May 17, 2022Updated 4 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆36Updated this week
- ☆11Jan 8, 2021Updated 5 years ago
- ☆12Dec 8, 2017Updated 8 years ago