otto-tom / can_axi4liteView external linksLinks
CAN-bus Controller with AXI4-lite Interface
☆15Mar 4, 2025Updated 11 months ago
Alternatives and similar repositories for can_axi4lite
Users that are interested in can_axi4lite are comparing it to the libraries listed below
Sorting:
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆29Sep 15, 2022Updated 3 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Nov 13, 2025Updated 3 months ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Dec 6, 2023Updated 2 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Example code in Verilog for the Blackice II FPGA☆30Sep 8, 2019Updated 6 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- This is BISS-C FPGA IP and It's Driver Repo☆34Nov 13, 2023Updated 2 years ago
- Mini Stepper Motor with Android and Arduino☆18Aug 3, 2014Updated 11 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)☆38Oct 29, 2015Updated 10 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- MicroPython port to litex FPGA platforms☆41Apr 7, 2020Updated 5 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago