CAN-bus Controller with AXI4-lite Interface
☆17Mar 4, 2025Updated last year
Alternatives and similar repositories for can_axi4lite
Users that are interested in can_axi4lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆38Sep 15, 2022Updated 4 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14Feb 28, 2016Updated 10 years ago
- Yocto based Linux distribution for Internet of Things capable low profile SBCs.☆12Jun 8, 2019Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆56Dec 6, 2023Updated 2 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆19Oct 23, 2019Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- Open Source SMT Pick and Place Hardware and Software☆13Dec 30, 2024Updated last year
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- CNES Edition of the VHDL Rules☆11Oct 20, 2021Updated 4 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Oct 1, 2026Updated 2 weeks ago
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 3 years ago
- Advanced IDE for developing MicroPython app with ESP8266 board☆12Mar 15, 2017Updated 9 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Collection of scripts for Linux kernel development☆13Jun 6, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- WM8731 Audio CODEC using Verilog (DE2-115)☆12Jul 28, 2019Updated 7 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Oct 7, 2026Updated last week
- ☆11Jan 8, 2021Updated 5 years ago
- Mender MCU example running on STM32L4 using Zephyr RTOS☆10Dec 4, 2025Updated 10 months ago
- APB Timer Unit☆14Oct 30, 2025Updated 11 months ago
- Zephyr firmware for air quality sensor node☆19Apr 9, 2021Updated 5 years ago
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆36Jul 1, 2026Updated 3 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 6 years ago
- Novo Bus Analyzer is a fork of BUSMASTER. BUSMASTER is an Open Source Software tool to simulate, analyze and test data bus systems such a…☆17Mar 21, 2025Updated last year
- ☆12Dec 8, 2017Updated 8 years ago
- [DevOps] vagrant-kubernetes-3-node-cluster-ubuntu-20.04☆11Mar 16, 2026Updated 7 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago