imokanj / gpio_agent
General Purpose I/O agent written in UVM
☆15Updated 7 years ago
Alternatives and similar repositories for gpio_agent:
Users that are interested in gpio_agent are comparing it to the libraries listed below
- generate UVM testbench using python☆27Updated 7 years ago
- UVM VIP architecture generator☆19Updated 4 years ago
- ☆19Updated 3 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆34Updated 4 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆30Updated 4 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- UART design in SV and verification using UVM and SV☆42Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- Verification IP for AMBA APB Protocol☆28Updated last year
- UVM Clock and Reset Agent☆13Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- Verification IP for SPI protocol☆17Updated 4 years ago
- Download proccedings from DVCon☆22Updated 3 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆19Updated last month
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆38Updated 4 years ago
- Verification IP for APB protocol☆26Updated 4 years ago
- UVM examples☆10Updated 9 years ago
- Maven Silicon Project☆17Updated 6 years ago
- Customized UVM Report Server☆37Updated 5 years ago
- An UVM example of UART☆18Updated 4 years ago
- ☆38Updated last year
- UVM Testbench For SystemVerilog Combinator Implementation☆53Updated 8 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆21Updated 8 years ago
- ☆12Updated 9 years ago
- UVM Generator☆44Updated 10 months ago