General Purpose I/O agent written in UVM
☆18Jun 29, 2017Updated 8 years ago
Alternatives and similar repositories for gpio_agent
Users that are interested in gpio_agent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆15Jun 27, 2024Updated last year
- UVM agents☆86May 26, 2017Updated 8 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- UVM interactive debug library☆35Feb 28, 2026Updated 3 weeks ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Nov 24, 2022Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆159Mar 31, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆107Jul 2, 2023Updated 2 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆39Jun 24, 2020Updated 5 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PCI bridge☆20Jul 17, 2014Updated 11 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 14 years ago
- YosysHQ SVA AXI Properties☆49Feb 7, 2023Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆60Aug 9, 2020Updated 5 years ago
- uvm auto generator☆24Aug 27, 2018Updated 7 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆54Dec 6, 2023Updated 2 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- GCC toolchain for MSP430☆10Apr 2, 2019Updated 6 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆120Dec 29, 2024Updated last year
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago