General Purpose I/O agent written in UVM
☆18Jun 29, 2017Updated 8 years ago
Alternatives and similar repositories for gpio_agent
Users that are interested in gpio_agent are comparing it to the libraries listed below
Sorting:
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆15Jun 27, 2024Updated last year
- UVM agents☆86May 26, 2017Updated 8 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- UVM VIP architecture generator☆20Aug 24, 2020Updated 5 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆39Nov 24, 2022Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago
- UVM interactive debug library☆35Updated this week
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 13 years ago
- YosysHQ SVA AXI Properties☆45Feb 7, 2023Updated 3 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated last year
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- ☆11May 31, 2016Updated 9 years ago
- uvm auto generator☆24Aug 27, 2018Updated 7 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆60Aug 9, 2020Updated 5 years ago
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago