imokanj / gpio_agent
General Purpose I/O agent written in UVM
☆14Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for gpio_agent
- UVM VIP architecture generator☆17Updated 4 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆28Updated 4 years ago
- generate UVM testbench using python☆26Updated 6 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago
- Verification IP for APB protocol☆25Updated 4 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Verification IP for I2C protocol☆36Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- ☆16Updated 3 years ago
- UVM Clock and Reset Agent☆12Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆12Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- Maven Silicon Project☆18Updated 6 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆30Updated 4 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- UVM register utility generation by inputting xls table☆34Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- DOULOS Easier UVM Code Generator☆26Updated 7 years ago
- ☆21Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- Verification IP for UART protocol☆15Updated 4 years ago
- Customized UVM Report Server☆35Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- SystemVerilog UVM testbench example☆27Updated 6 months ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆34Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago