adsc-hls / fcudaLinks
The FCUDA CUDA-to-RTL compiler
☆20Updated 9 years ago
Alternatives and similar repositories for fcuda
Users that are interested in fcuda are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆275Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Floating point modules for CHISEL☆32Updated 10 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Virtual Platform for NVDLA☆147Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- ☆175Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆320Updated 5 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆328Updated last week
- ☆88Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- The Task Parallel System Composer (TaPaSCo)☆110Updated 2 months ago
- Algorithmic C Datatypes☆126Updated last month
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 9 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆160Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 5 months ago
- FGPU is a soft GPU architecture general purpose computing☆58Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆67Updated 10 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated 2 weeks ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Next generation CGRA generator☆112Updated last week
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago