adsc-hls / fcudaLinks
The FCUDA CUDA-to-RTL compiler
☆20Updated 9 years ago
Alternatives and similar repositories for fcuda
Users that are interested in fcuda are comparing it to the libraries listed below
Sorting:
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- Build Customized FPGA Implementations for Vivado☆330Updated this week
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated last year
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆81Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆179Updated last week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- Next generation CGRA generator☆113Updated last week
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆162Updated 2 months ago
- ☆15Updated 4 years ago
- ☆73Updated last week
- ☆84Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆136Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆277Updated 3 months ago
- HLS-based Graph Processing Framework on FPGAs☆147Updated 2 years ago