adsc-hls / fcudaLinks
The FCUDA CUDA-to-RTL compiler
☆20Updated 9 years ago
Alternatives and similar repositories for fcuda
Users that are interested in fcuda are comparing it to the libraries listed below
Sorting:
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Virtual Platform for NVDLA☆159Updated 7 years ago
- HLS-based Graph Processing Framework on FPGAs☆150Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆332Updated 10 months ago
- ☆47Updated 2 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- Floating point modules for CHISEL☆32Updated 11 years ago
- ☆88Updated 3 weeks ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 5 months ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆31Updated 3 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆159Updated last year
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- ☆83Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆219Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- The multi-core cluster of a PULP system.☆109Updated last month