adsc-hls / fcuda
The FCUDA CUDA-to-RTL compiler
☆18Updated 8 years ago
Alternatives and similar repositories for fcuda:
Users that are interested in fcuda are comparing it to the libraries listed below
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- ☆23Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆38Updated 5 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆30Updated 8 months ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- ☆42Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 4 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆84Updated 3 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆49Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆59Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆86Updated last year
- ☆12Updated 5 months ago
- ☆40Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆44Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated 5 months ago