adsc-hls / fcudaLinks
The FCUDA CUDA-to-RTL compiler
☆20Updated 9 years ago
Alternatives and similar repositories for fcuda
Users that are interested in fcuda are comparing it to the libraries listed below
Sorting:
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Virtual Platform for NVDLA☆154Updated 7 years ago
- Next generation CGRA generator☆115Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆330Updated 9 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Updated 3 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- ☆83Updated 5 years ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 2 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆285Updated this week
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆72Updated last year
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆202Updated 3 years ago
- ☆80Updated last week
- The multi-core cluster of a PULP system.☆109Updated this week