adsc-hls / fcudaLinks
The FCUDA CUDA-to-RTL compiler
☆20Updated 8 years ago
Alternatives and similar repositories for fcuda
Users that are interested in fcuda are comparing it to the libraries listed below
Sorting:
- Floating point modules for CHISEL☆32Updated 10 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- RISC-V GPGPU☆34Updated 5 years ago
- ☆81Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated 11 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated last week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Next generation CGRA generator☆111Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- ☆81Updated 4 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆79Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 2 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago