adsc-hls / fcudaLinks
The FCUDA CUDA-to-RTL compiler
☆20Updated 9 years ago
Alternatives and similar repositories for fcuda
Users that are interested in fcuda are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 4 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- Virtual Platform for NVDLA☆156Updated 7 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆331Updated 10 months ago
- HLS-based Graph Processing Framework on FPGAs☆150Updated 3 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆218Updated 5 years ago
- ☆197Updated 3 weeks ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆112Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated last week
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆286Updated 3 weeks ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆344Updated this week
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆229Updated last week
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 9 months ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆175Updated 3 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last month
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Fast and accurate DRAM power and energy estimation tool☆186Updated last month
- Next generation CGRA generator☆116Updated 2 weeks ago