Spiker is a Python-based framework for designing and generating efficient FPGA hardware accelerators for spiking neural networks, covering training, optimization, and automatic VHDL generation for edge AI deployment.
☆55May 28, 2026Updated last month
Alternatives and similar repositories for Spiker
Users that are interested in Spiker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆19Mar 19, 2025Updated last year
- ☆21Apr 7, 2021Updated 5 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆25Dec 29, 2023Updated 2 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆130Jun 20, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆26May 9, 2024Updated 2 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆75Mar 3, 2024Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 2 years ago
- Offical implementation of High-Performance Temporal Reversible Spiking Neural Networks with $O(L)$ Training Memory and $O(1)$ Inference C…☆23Feb 3, 2026Updated 5 months ago
- Open source web based EEG visualizer and analyzer☆30May 23, 2026Updated last month
- A repository FPGA-friendly SNN models☆36Mar 24, 2021Updated 5 years ago
- Implementation of CarSNN: An Efficient Spiking Neural Network for Event-Based Autonomous Cars on the Loihi Neuromorphi☆15Aug 4, 2021Updated 4 years ago
- ☆17Sep 15, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CVA6 softcore contest☆24Updated this week
- ☆31Dec 12, 2022Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 7 years ago
- PyTorch based toolkit for developing spiking neural networks (SNNs) by training and testing them on speech command recognition tasks☆32May 3, 2024Updated 2 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 6 months ago
- memo☆13Dec 22, 2022Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆52May 15, 2024Updated 2 years ago
- RISC-V-based many-core neuromorphic architecture☆18May 24, 2026Updated last month
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 8 months ago
- Trying to find out what is the minimal model that can achieve 99% accuracy on MNIST dataset☆31Sep 9, 2018Updated 7 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Train text generation model with JavaScript.☆15Jul 14, 2024Updated last year
- Spiking Neural Network RTL Implementation☆69Jun 8, 2021Updated 5 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jun 22, 2026Updated 2 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last month
- Real-Time Image Processing for ASIC/FGPA☆27Feb 23, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆42Jun 29, 2020Updated 6 years ago
- ☆36May 29, 2026Updated last month
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated 2 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆23Feb 16, 2024Updated 2 years ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated last year