smilies-polito / SpikerLinks
☆24Updated 5 months ago
Alternatives and similar repositories for Spiker
Users that are interested in Spiker are comparing it to the libraries listed below
Sorting:
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆23Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆50Updated last year
- Fully opensource spiking neural network accelerator☆152Updated 2 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆174Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- ☆48Updated last year
- FPGA Design of a Spiking Neural Network.☆41Updated last year
- ☆18Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 6 years ago
- Spiking Neural Network RTL Implementation☆58Updated 4 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆186Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- ☆25Updated 3 years ago
- ☆19Updated 4 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆74Updated 3 weeks ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆18Updated 5 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆56Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- ☆17Updated 4 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆157Updated last year
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- SNN on FPGA☆10Updated 3 years ago
- Benchmark harness and baseline results for the NeuroBench algorithm track.☆83Updated last week