smilies-polito / SpikerLinks
☆35Updated 10 months ago
Alternatives and similar repositories for Spiker
Users that are interested in Spiker are comparing it to the libraries listed below
Sorting:
- Fully opensource spiking neural network accelerator☆162Updated 2 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆64Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆198Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆24Updated 2 years ago
- ☆53Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- Benchmark harness and baseline results for the NeuroBench algorithm track.☆102Updated 4 months ago
- FPGA Design of a Spiking Neural Network.☆45Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆214Updated 6 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Updated 5 years ago
- NeuroPack, a tool for emulating memristor-based neuromorphic architectures☆32Updated 2 years ago
- ☆30Updated 3 years ago
- Spiking Neural Network RTL Implementation☆64Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- A repository FPGA-friendly SNN models☆35Updated 4 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆98Updated last week
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆23Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- Quantization-aware training with spiking neural networks☆51Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Updated 4 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆173Updated last year
- ☆20Updated 4 years ago
- ☆20Updated 3 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆129Updated 6 years ago