Spiker is a Python-based framework for designing and generating efficient FPGA hardware accelerators for spiking neural networks, covering training, optimization, and automatic VHDL generation for edge AI deployment.
☆62Jul 20, 2026Updated 2 months ago
Alternatives and similar repositories for Spiker
Users that are interested in Spiker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆139Aug 28, 2026Updated last month
- A Tiny RISC-V-Controlled SNN Processor for Real-Time Sensor Data Analysis on Low-Power FPGAs☆26Sep 29, 2026Updated 2 weeks ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆84Mar 3, 2024Updated 2 years ago
- Spiking neural network hardware for 7-Series FPGAs☆36Aug 31, 2025Updated last year
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆27May 9, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆28Oct 6, 2026Updated last week
- ☆21Apr 7, 2021Updated 5 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters☆13Aug 15, 2022Updated 4 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 10 months ago
- ☆34May 9, 2025Updated last year
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆42Jun 29, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An FPGA-based neuromorphic processor designed and implemented using VHDL☆22Apr 30, 2026Updated 5 months ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- Spiking Neural Network RTL Implementation☆72Jun 8, 2021Updated 5 years ago
- Awesome Spiking Neural Networks☆149Mar 24, 2025Updated last year
- ☆25Mar 12, 2023Updated 3 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 3 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated 2 weeks ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆65Jul 28, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Offical implementation of High-Performance Temporal Reversible Spiking Neural Networks with $O(L)$ Training Memory and $O(1)$ Inference C…☆23Feb 3, 2026Updated 8 months ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆13Dec 26, 2024Updated last year
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- A repository FPGA-friendly SNN models☆38Mar 24, 2021Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆112Apr 26, 2019Updated 7 years ago
- Minimalistic implementation of Naiad paper "A Timely Dataflow System" in Scala☆12Jul 13, 2020Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆41Jun 14, 2019Updated 7 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 9 months ago
- memo☆13Dec 22, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- RISC-V fast interrupt controller☆35Aug 6, 2026Updated 2 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 11 months ago
- [ICCV-23 + IJCV-26] Masked Spiking Transformer☆33May 10, 2026Updated 5 months ago
- Official implementation of our paper "Scalable Event-by-event Processing of Neuromorphic Sensory Signals With Deep State-Space Models"☆30Oct 2, 2025Updated last year