Decoder implementation using verilog (hardware) and Cpp (software)
☆15Feb 18, 2026Updated 5 months ago
Alternatives and similar repositories for H264_decoder-verilog-Cpp
Users that are interested in H264_decoder-verilog-Cpp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Official code of IEEE TPAMI "PhysMLE: Generalizable and Priors-Inclusive Multi-task Remote Physiological Measurement"☆16Sep 14, 2025Updated 10 months ago
- A Multi-Resolution Mutual Learning Network for Multi-Label ECG Classification☆13Mar 14, 2025Updated last year
- 在线登录注册（android客户端+javaweb服务端+腾讯云服务器+腾讯云数据库）☆10Nov 11, 2020Updated 5 years ago
- A data backup software for Linux (UESTC, 软件开发综合实验)☆14Dec 28, 2022Updated 3 years ago
- Reed-Solomon Error Correction CODEC☆27Nov 8, 2018Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- training SNN with Resume algorithm☆10Nov 15, 2019Updated 6 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 19, 2026Updated last month
- video stream scaler based on FPGA and verilog☆19Mar 28, 2024Updated 2 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆33Jul 11, 2020Updated 6 years ago
- pytorchTocaffe☆11Mar 18, 2020Updated 6 years ago
- ☆15Mar 22, 2024Updated 2 years ago
- Python2 / Brian2 implementation (attempt) of Normalized Approximate Descent based Supervised Learning Rule.☆12Feb 10, 2023Updated 3 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆26May 9, 2024Updated 2 years ago
- ReadMpls filter for VapourSynth☆12Oct 5, 2021Updated 4 years ago
- Vapoursynth Python scripts☆13Jul 4, 2026Updated 2 weeks ago
- OpenCL implementation of BM3D image denoising algorithm☆11Oct 28, 2019Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 9 years ago
- ☆11Feb 14, 2020Updated 6 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- OpenGL ES 2.0 soft rendering pipeline implemented in C++.☆11Aug 15, 2019Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆85Sep 2, 2021Updated 4 years ago
- [Work in Progress] A FOSS replacement for Plex, Jellyfin and Emby that is fast, fresh and looks good.☆10Jun 23, 2026Updated 3 weeks ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 2 months ago
- ☆14Apr 8, 2025Updated last year
- HydraUSB3 V1 is an open source developer kit for the WCH CH569 MCU to experiment with streaming / high-speed protocols(USB2 HS, USB3 SS, …☆37Jan 22, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆38Jan 2, 2024Updated 2 years ago
- ☆16Oct 15, 2023Updated 2 years ago
- High throughput JPEG decoder in Verilog for FPGA☆277Mar 5, 2022Updated 4 years ago
- ☆10Sep 3, 2016Updated 9 years ago
- Repository for the paper "Metadata Normalization"☆23May 1, 2025Updated last year
- ☆20Aug 29, 2015Updated 10 years ago
- A freshly canned systems language 🥫☆15Jun 8, 2026Updated last month