ZipCPU / icozip
A ZipCPU demonstration port for the icoboard
☆17Updated 3 years ago
Alternatives and similar repositories for icozip
Users that are interested in icozip are comparing it to the libraries listed below
Sorting:
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- mystorm sram test☆27Updated 7 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- ☆26Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Updated 7 years ago
- rtf8088☆10Updated 10 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 5 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- A flexible, simple, yet powerful FPGA development board.☆16Updated 7 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Simple fixed-cycle SDRAM Controller☆27Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- ice40 UltraPlus demos☆23Updated 4 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆17Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago