Alternatives and similar repositories for icozip

Users that are interested in icozip are comparing it to the libraries listed below

• lawrie / blackicemxbook
  ☆27Updated 6 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆41Updated 3 years ago
• mattvenn / fpga-sram
  mystorm sram test
  ☆29Updated 8 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆63Updated 6 years ago
• blackmesalabs / s7_mini_fpga
  Example designs for the Spartan7 "S7 Mini" FPGA board
  ☆29Updated 6 years ago
• lawrie / tiny_ram_soc
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Updated 7 years ago
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 7 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆36Updated 2 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆39Updated 5 years ago
• gregdavill / litex-hyperram
  Standard HyperRAM core for ECP5 written in Litex/Migen
  ☆14Updated 6 years ago
• mystorm-org / BlackIce-II
  Software, Firmware and documentation for the myStorm BlackIce-II board
  ☆72Updated 5 years ago
• folknology / IceCore
  IceCore Ice40 HX based modular core
  ☆47Updated 4 years ago
• mattvenn / crap-o-scope
  crap-o-scope scope implementation for icestick
  ☆20Updated 7 years ago
• mattvenn / wishbone_buttons_leds
  simple wishbone client to read buttons and write leds
  ☆19Updated 2 years ago
• abnoname / iceZ0mb1e
  FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC
  ☆58Updated 2 years ago
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆25Updated 5 years ago
• tinyfpga / TinyFPGA-Computer-Project-Board
  An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.
  ☆15Updated 7 years ago
• lawrie / ulx3s_cores
  Information on cores available on the Ulx3s ECP5 FPGA board
  ☆14Updated 5 years ago
• skristiansson / wb_sdram_ctrl
  SDRAM controller with multiple wishbone slave ports
  ☆29Updated 7 years ago
• ironsteel / nes_ecp5
  NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board
  ☆38Updated 3 years ago
• tinyvision-ai-inc / UPduino-v2.1
  UPduino
  ☆27Updated 5 years ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆93Updated 7 years ago
• tomverbeure / jtag_uart_example
  Mini CPU design with JTAG UART support
  ☆20Updated 4 years ago
• emard / ulx3s-bin
  Quickstart binaries for flashing ULX3S to factory-default state
  ☆26Updated 3 years ago
• robinsonb5 / ZPUFlex
  A highly-configurable and compact variant of the ZPU processor core
  ☆36Updated 10 years ago
• hdl-util / vga-text-mode
  VGA-compatible text mode functionality
  ☆17Updated 5 years ago
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆17Updated 6 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆65Updated 7 months ago
• vmunoz82 / ise14
  EDA Tools: Xilinx ISE 14.7 Dockerfile
  ☆21Updated 3 years ago
• MJoergen / HyperRAM
  Portable HyperRAM controller
  ☆62Updated last year