thomasrussellmurphy / quartus-DE1_SOC-project
A default project for Terasic's DE1_SOC Altera Cyclone V SoC Development Boards
☆11Updated 8 years ago
Alternatives and similar repositories for quartus-DE1_SOC-project:
Users that are interested in quartus-DE1_SOC-project are comparing it to the libraries listed below
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆54Updated 10 months ago
- ☆72Updated 2 years ago
- VCD file (Value Change Dump) command line viewer☆116Updated 2 years ago
- ☆41Updated 4 years ago
- FPGArduino source☆68Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- altera DE 0 Nano work☆9Updated 10 years ago
- RISCV SoftCPU Contest 2018☆14Updated 6 years ago
- Verilog wishbone components☆114Updated last year
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆43Updated 3 years ago
- repository for Vidor FPGA IP blocks and projects☆92Updated 6 years ago
- CAN Protocol Controller☆38Updated 10 years ago
- This is a Verilog module to interface with WS2812-based LED strips.☆25Updated 5 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Updated 13 years ago
- Web-based HDL diagramming tool☆79Updated last year
- CLI for WaveDrom☆61Updated last year
- A RISC-V processor☆13Updated 6 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆59Updated last year
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆36Updated 7 months ago
- I2C controller core☆16Updated 2 years ago
- Example of how to get started with olofk/fusesoc.☆17Updated 3 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- A wishbone controlled scope for FPGA's☆80Updated last year
- Digital Circuit rendering engine☆38Updated last year
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Scripts to build and use docker images including GHDL☆42Updated 5 months ago