olofk / i2c
I2C controller core
☆16Updated 2 years ago
Related projects: ⓘ
- Wishbone controlled I2C controllers☆40Updated 6 months ago
- SPI core☆15Updated 4 years ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- Small footprint and configurable JESD204B core☆39Updated 3 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆57Updated last month
- Extensible FPGA control platform☆52Updated last year
- USB Full Speed PHY☆38Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆33Updated 8 months ago
- ☆40Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆80Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆39Updated 5 months ago
- SoftCPU/SoC engine-V☆54Updated last year
- Yosys Plugins☆20Updated 5 years ago
- A wishbone controlled scope for FPGA's☆72Updated 8 months ago
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- CMod-S6 SoC☆35Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆33Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆63Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆32Updated 5 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- ☆20Updated this week
- ☆63Updated 5 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆26Updated 3 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆49Updated last year