ZipCPU / s6socLinks
CMod-S6 SoC
☆42Updated 7 years ago
Alternatives and similar repositories for s6soc
Users that are interested in s6soc are comparing it to the libraries listed below
Sorting:
- An Open Source configuration of the Arty platform☆130Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆56Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Tools for FPGA development.☆47Updated 3 weeks ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- ☆64Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago