ZipCPU / s6socLinks
CMod-S6 SoC
☆42Updated 7 years ago
Alternatives and similar repositories for s6soc
Users that are interested in s6soc are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- ☆64Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated last year
- Tools for FPGA development.☆48Updated 2 weeks ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Yosys Plugins☆21Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago