ZipCPU / s6socLinks
CMod-S6 SoC
☆42Updated 7 years ago
Alternatives and similar repositories for s6soc
Users that are interested in s6soc are comparing it to the libraries listed below
Sorting:
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Wishbone controlled I2C controllers☆49Updated 7 months ago
- Yosys Plugins☆21Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- ☆63Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- RISC-V processor☆31Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆59Updated 3 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 7 months ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago