ZipCPU / rtcclock
A Real Time Clock core for FPGA's
☆22Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for rtcclock
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- A wishbone controlled FM transmitter hack☆21Updated 10 months ago
- VGA-compatible text mode functionality☆13Updated 4 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 3 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last week
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- A wishbone controlled PWM (audio) controller☆15Updated 10 months ago
- Here is a bunch of util IPs☆10Updated 6 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆21Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- Waveform Generator☆11Updated 2 years ago
- Example code in Verilog for the Blackice II FPGA☆26Updated 5 years ago
- Simplified environment for litex☆13Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- Reed-Solomon Codec☆10Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Updated 7 years ago
- Apio examples☆34Updated last month
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆16Updated 5 years ago
- Simple RS232 UART☆12Updated 8 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- Learn FPGAs by building interesting hardware projects.☆25Updated 2 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆24Updated last year
- New programming language for small systems☆16Updated last year
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 5 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆26Updated 3 years ago