Digilent / Arty-A7-35-XADCLinks
☆19Updated 5 years ago
Alternatives and similar repositories for Arty-A7-35-XADC
Users that are interested in Arty-A7-35-XADC are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Wishbone controlled I2C controllers☆52Updated 10 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 8 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Wishbone interconnect utilities☆41Updated 7 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆94Updated 5 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆63Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Nitro USB FPGA core☆87Updated last year
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Audio controller (I2S, SPDIF, DAC)☆89Updated 6 years ago
- ☆45Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week