Digilent / Arty-A7-35-XADCLinks
☆19Updated 5 years ago
Alternatives and similar repositories for Arty-A7-35-XADC
Users that are interested in Arty-A7-35-XADC are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Fusesoc compatible rtl cores☆15Updated 3 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Wishbone interconnect utilities☆44Updated last month
- Ethernet MAC 10/100 Mbps☆30Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- Nitro USB FPGA core☆86Updated last year
- ☆45Updated 3 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆52Updated 6 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last week
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Sending raw data from the Digilent Arty FPGA board☆25Updated 9 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- Small footprint and configurable JESD204B core☆50Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Updated 3 years ago
- Cortex-M0 DesignStart Wrapper☆21Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆27Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year