Digilent / Arty-A7-35-XADC
☆18Updated 4 years ago
Alternatives and similar repositories for Arty-A7-35-XADC:
Users that are interested in Arty-A7-35-XADC are comparing it to the libraries listed below
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 9 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- ☆14Updated 7 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆21Updated 3 years ago
- ☆20Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated last year
- ☆15Updated 2 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Müsli USB Pmod-compatible module☆11Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- CRUVI Standard Specifications☆17Updated 9 months ago
- GUI editor for hardware description designs☆27Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Extensible FPGA control platform☆57Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- Wishbone interconnect utilities☆38Updated last week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- ☆44Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago