Digilent / Arty-A7-35-XADCLinks
☆19Updated 5 years ago
Alternatives and similar repositories for Arty-A7-35-XADC
Users that are interested in Arty-A7-35-XADC are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆71Updated 8 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- ☆20Updated 3 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Cortex-M0 DesignStart Wrapper☆21Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Wishbone controlled I2C controllers☆55Updated last year
- Nitro USB FPGA core☆85Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 6 years ago
- ☆45Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- Spen's Official OpenOCD Mirror☆51Updated 9 months ago
- Fusesoc compatible rtl cores☆15Updated 3 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆33Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago