Digilent / Arty-A7
☆15Updated 10 months ago
Alternatives and similar repositories for Arty-A7:
Users that are interested in Arty-A7 are comparing it to the libraries listed below
- ☆19Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆56Updated 2 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- ☆45Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆80Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- UART 16550 core☆34Updated 10 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- UART models for cocotb☆28Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A compact, configurable RISC-V core☆11Updated last month
- ☆41Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 2 months ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Drawio => VHDL and Verilog☆55Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆57Updated this week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 3 months ago
- A series of CORDIC related projects☆104Updated 5 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago