☆17Dec 5, 2025Updated 6 months ago
Alternatives and similar repositories for Arty-A7
Users that are interested in Arty-A7 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jul 21, 2020Updated 5 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- ☆75Jul 24, 2025Updated 10 months ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Oct 20, 2025Updated 7 months ago
- ☆11Feb 17, 2019Updated 7 years ago
- Central place for all PDP-10 microcode☆13Mar 28, 2018Updated 8 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Oct 27, 2018Updated 7 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆16Mar 18, 2025Updated last year
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- ☆48May 18, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- ☆12Apr 3, 2017Updated 9 years ago
- An Open Source configuration of the Arty platform☆132Jan 17, 2024Updated 2 years ago
- ITS Reference Manual☆12Jul 21, 2023Updated 2 years ago
- PDP-10 backend for GCC 3.2☆20Sep 17, 2014Updated 11 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Terminal for working with COM-ports supporting Modbus protocol (Windows OS)☆13Feb 16, 2022Updated 4 years ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆14Oct 30, 2018Updated 7 years ago
- Set of scripts for managing Vitis workspaces with git.☆15Dec 17, 2025Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Deep learning inference nodes for ROS with support for NVIDIA Jetson TX1/TX2/Xavier and TensorRT☆10Mar 12, 2019Updated 7 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆30Aug 15, 2025Updated 9 months ago
- GNU Emacs teco-in-elisp interpreter☆16Aug 1, 2020Updated 5 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- Disassembler and other tools for files in ITS formats☆21Mar 21, 2026Updated 2 months ago
- BUG-ITS, ITS-LOVERS, ITS-HACKERS, AI & LCS & DMCG memos☆21Nov 11, 2024Updated last year
- ROM built with CMake☆11Jan 24, 2023Updated 3 years ago
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- TFEB.ORG Lisp hax. Archived: now https://tfeb.org/computer/repos/tfeb-lisp-hax.git☆14Dec 13, 2025Updated 6 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆24Jul 12, 2023Updated 2 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 3 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- RF window sensors: STM32L0 + RFM69 + Android☆12Jun 14, 2022Updated 4 years ago