Digilent / Arty-A7
☆14Updated 7 months ago
Alternatives and similar repositories for Arty-A7:
Users that are interested in Arty-A7 are comparing it to the libraries listed below
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Wishbone interconnect utilities☆38Updated last week
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago
- Extensible FPGA control platform☆57Updated last year
- SDRAM controller for MIPSfpga+ system☆22Updated 4 years ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆52Updated 2 years ago
- ☆32Updated last year
- ☆42Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- Verilog digital signal processing components☆126Updated 2 years ago
- ☆18Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- ☆24Updated 7 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- A collection of phase locked loop (PLL) related projects☆101Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated this week
- Slides and lab instructions for the mastering MicroBlaze session☆34Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆44Updated this week
- PID controller☆19Updated 10 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆42Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆29Updated 8 years ago
- I2C Slave Interface (Vhdl)☆22Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- Single Port RAM, Dual Port RAM, FIFO☆21Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- USB Full Speed PHY☆39Updated 4 years ago