Digilent / Arty-A7

Related projects: ⓘ

• Digilent / Arty-A7-35-XADC
  ☆18Updated 4 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 3 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆49Updated 2 years ago
• ZipCPU / fftdemo
  A demonstration showing how several components can be compsed to build a simulated spectrogram
  ☆39Updated 5 months ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆39Updated 6 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆29Updated 3 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆23Updated 9 years ago
• Digilent / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆11Updated 2 months ago
• hukenovs / intfftk
  Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…
  ☆75Updated last year
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆95Updated 8 months ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆102Updated 3 years ago
• MorrisMA / 1PPS-DPLL
  DPLL for phase-locking to 1PPS signal
  ☆25Updated 8 years ago
• Digilent / Pmod-I2S2
  ☆37Updated 11 months ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆28Updated 5 years ago
• hamsternz / second_order_sigma_delta_DAC
  A comparison of 1st and 2nd order sigma delta DAC for FPGA
  ☆51Updated 3 years ago
• fcayci / vhdl-axis-uart
  UART to AXI Stream interface written in VHDL
  ☆16Updated last year
• emard / flearadio
  Digital FM Radio Receiver for FPGA
  ☆57Updated 8 years ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆34Updated 3 months ago
• controlpaths / blog
  Projects published on controlpaths.com and hackster.io
  ☆38Updated 2 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆38Updated 4 years ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆86Updated 8 months ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆52Updated 2 weeks ago
• Cognoscan / BoostDSP
  VHDL Library for implementing common DSP functionality.
  ☆26Updated 5 years ago
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆40Updated 6 months ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆39Updated 3 months ago
• suoto / fpga_cores
  ☆32Updated last year
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆72Updated last year
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆77Updated this week
• LukiLeu / FPGA_ADC
  An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components
  ☆37Updated 3 years ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆47Updated 3 years ago