Digilent / Arty-A7Links
☆15Updated 10 months ago
Alternatives and similar repositories for Arty-A7
Users that are interested in Arty-A7 are comparing it to the libraries listed below
Sorting:
- ☆19Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- ☆45Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- VHDL Library for implementing common DSP functionality.☆28Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 6 months ago
- ☆32Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- A series of CORDIC related projects☆106Updated 6 months ago
- I2C controller core☆43Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆30Updated 2 years ago