Alternatives and similar repositories for embeddedsw

Users that are interested in embeddedsw are comparing it to the libraries listed below

• Digilent / Genesys-ZU
  ☆11Updated 2 weeks ago
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆60Updated 5 months ago
• Xilinx / Embedded-Design-Tutorials
  ☆144Updated last week
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆197Updated 6 years ago
• analogdevicesinc / meta-adi
  This is the Analog Devices Inc. Yocto/OpenEmbedded layer
  ☆44Updated last week
• Avnet / bdf
  Avnet Board Definition Files
  ☆133Updated 3 weeks ago
• robertofem / CycloneVSoC-examples
  Examples using the Cyclone V SoC chip
  ☆108Updated 6 years ago
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆101Updated 4 years ago
• Xilinx / yocto-manifests
  Repo Manifests for the Yocto Project Build System
  ☆34Updated 2 weeks ago
• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆115Updated 3 years ago
• Digilent / Zybo-Z7
  ☆30Updated 2 weeks ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 7 years ago
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆146Updated 5 years ago
• ikwzm / FPGA-SoC-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…
  ☆166Updated 2 years ago
• Digilent / vivado-hierarchies
  ☆16Updated 5 years ago
• Digilent / u-boot-digilent
  u-boot-xarm from xilinx git repo with Digilent additions
  ☆32Updated last year
• MorrisMA / 1PPS-DPLL
  DPLL for phase-locking to 1PPS signal
  ☆32Updated 9 years ago
• Tommydag / CAN-Bus-Controller
  An CAN bus Controller implemented in Verilog
  ☆49Updated 10 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 4 years ago
• fpga-soc / mil-std-1553b-soc
  development interface mil-std-1553b for system on chip
  ☆23Updated 7 years ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆41Updated 7 years ago
• fpgadeveloper / ethernet-fmc-zynq-gem
  Example design for the Ethernet FMC using the hard GEMs of the Zynq
  ☆57Updated 3 months ago
• Digilent / digilent-apps
  ☆14Updated 2 years ago
• xupgit / Basys3
  XUP Basys3 Boards' LIBs and Projects
  ☆27Updated 8 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆44Updated 3 years ago
• Digilent / Petalinux-Zybo-Z7-20
  ☆53Updated 2 years ago
• Digilent / Arty-A7
  ☆15Updated 3 weeks ago
• hukenovs / intfftk
  Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…
  ☆87Updated 2 years ago
• jacobfeder / axisfifo
  Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP
  ☆54Updated 6 months ago