fallen / tinycpuLinks
Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.
☆35Updated 14 years ago
Alternatives and similar repositories for tinycpu
Users that are interested in tinycpu are comparing it to the libraries listed below
Sorting:
- FPGA 101 - Workshop materials☆78Updated 6 years ago
- A reimplementation of a tiny stack CPU☆86Updated 2 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- Minimal microprocessor☆21Updated 8 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37Updated 3 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- turbo 8051☆29Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- I2C controller core☆16Updated 3 years ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 3 weeks ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Updated 6 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆98Updated last year
- This is a simple UART echo test for the iCEstick Evaluation Kit☆39Updated 7 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Using the TinyFPGA BX USB code in user designs☆52Updated 7 years ago
- 8051 core☆112Updated 11 years ago
- I2C controller core from Opencores.org☆27Updated 14 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Yosys Plugins☆22Updated 6 years ago
- MR1 formally verified RISC-V CPU☆56Updated 7 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago