fallen / tinycpuLinks
Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.
☆35Updated 14 years ago
Alternatives and similar repositories for tinycpu
Users that are interested in tinycpu are comparing it to the libraries listed below
Sorting:
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- A reimplementation of a tiny stack CPU☆86Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- mystorm sram test☆29Updated 8 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- turbo 8051☆29Updated 8 years ago
- ☆61Updated 2 years ago
- FPGA 101 - Workshop materials☆78Updated 6 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆53Updated 11 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 3 weeks ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Yosys Plugins☆22Updated 6 years ago
- ARM4U☆34Updated 11 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Updated 5 years ago
- IP cores for the FPGA Libre project☆12Updated 8 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Updated 7 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Updated 6 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago