fallen / tinycpuLinks
Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.
☆35Updated 13 years ago
Alternatives and similar repositories for tinycpu
Users that are interested in tinycpu are comparing it to the libraries listed below
Sorting:
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆19Updated 12 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 2 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- SoftCPU/SoC engine-V☆55Updated 6 months ago
- Minimal microprocessor☆21Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆71Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆94Updated 5 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 2 weeks ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- 8051 core☆108Updated 11 years ago
- turbo 8051☆29Updated 8 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 10 months ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- mystorm sram test☆29Updated 8 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- ☆61Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- I2C controller core from Opencores.org☆25Updated 14 years ago