Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.
☆36Jan 17, 2012Updated 14 years ago
Alternatives and similar repositories for tinycpu
Users that are interested in tinycpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 14 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Educational Verilog CPU Implementations of a Tiny Instruction Set☆14Oct 22, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 4 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- ☆15May 10, 2019Updated 7 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Sep 2, 2023Updated 3 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆18May 9, 2024Updated 2 years ago
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Little utility sketches that I use frequently☆10Jan 11, 2021Updated 5 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 7 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- Learn Verilog☆36Apr 27, 2025Updated last year
- Simple Scheduler library with no priority and non-preemptive scheduling scheme☆15Mar 17, 2014Updated 12 years ago
- A system installation/loading abstraction for Common Lisp☆12Feb 11, 2024Updated 2 years ago
- An Open Source configuration of the Arty platform☆132Jan 17, 2024Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆297Jul 28, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Processor module for CubeSat satellites, developed primarily for the ArduSat-X and ArduSat-1 missions☆14Sep 1, 2019Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Command line tools to display and configure Parrot Zik2 Headphones☆12Jan 18, 2016Updated 10 years ago
- Self-update functionality for Common Lisp executables via GitHub/GitLab Releases☆15Apr 12, 2026Updated 4 months ago
- An ANSI Common Lisp compiler using LLVM.☆12Sep 5, 2021Updated 4 years ago
- This example Arduino sketch and library are from a video tutorial on YouTube called "Logging GPS Data to an SD Card with Arduino." Note t…☆11May 25, 2019Updated 7 years ago
- Kit CatSat Zero☆15Sep 8, 2020Updated 5 years ago
- Mini Ultra Pro - Arduino Compatible 32-bit ARM Cortex M0+ Board☆19Jul 26, 2022Updated 4 years ago
- Anisble playbooks for Satellite performance/scale tunings☆11Sep 27, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Calendar demo in Common Lisp☆15Aug 16, 2021Updated 5 years ago
- Run etcd as an asynchronous inferior process☆21Feb 2, 2023Updated 3 years ago
- An Inexpensive Vector Network Analyzer Project for the Walla Walla University Electronics II Class☆12Jun 10, 2019Updated 7 years ago
- A Common Lisp LLM chat library☆21Mar 31, 2026Updated 5 months ago
- Latest KiCad installed inside a docker container from ppa:js-reynaud/ppa-kicad☆10Mar 23, 2015Updated 11 years ago
- Common Lisp interface to Non-linear Optimization Library (NLOpt)☆14Mar 30, 2022Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆74Mar 31, 2018Updated 8 years ago