fallen / tinycpu
Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.
☆31Updated 12 years ago
Related projects ⓘ
Alternatives and complementary repositories for tinycpu
- A reimplementation of a tiny stack CPU☆80Updated 11 months ago
- Minimal microprocessor☆19Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- ☆20Updated 10 months ago
- An Open Source configuration of the Arty platform☆122Updated 9 months ago
- Yet Another RISC-V Implementation☆84Updated last month
- CMod-S6 SoC☆36Updated 6 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆75Updated 4 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- The OpenRISC 1000 architectural simulator☆71Updated 2 months ago
- A bit-serial CPU☆18Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆17Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 2 weeks ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 5 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- Triple Modular Redundancy☆23Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Another tiny RISC-V implementation☆52Updated 3 years ago