YucanLiu / VLSI_SNNView external linksLinks
A Spiking Neuron Network Project in Verilog Implementation
☆26Apr 5, 2018Updated 7 years ago
Alternatives and similar repositories for VLSI_SNN
Users that are interested in VLSI_SNN are comparing it to the libraries listed below
Sorting:
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆108Updated this week
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆66Feb 18, 2024Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated this week
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆219Apr 20, 2019Updated 6 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Sep 25, 2019Updated 6 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆17Mar 19, 2025Updated 10 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Jun 29, 2020Updated 5 years ago
- An automated HDC platform☆11Jan 29, 2026Updated 2 weeks ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 2 months ago
- Spiking Neural Network RTL Implementation☆64Jun 8, 2021Updated 4 years ago
- Fully opensource spiking neural network accelerator☆166Feb 13, 2023Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- This project contains code for the paper titled "SpikingBERT: Distilling BERT to Train Spiking Language Models Using Implicit Differentia…☆28Feb 21, 2024Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Jun 30, 2020Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆11Mar 7, 2021Updated 4 years ago
- A repository FPGA-friendly SNN models☆35Mar 24, 2021Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- Vector Symbolic Architecture library☆11Mar 27, 2023Updated 2 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- FPGA Design of a Spiking Neural Network.☆46May 15, 2024Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Feb 18, 2022Updated 3 years ago
- ☆10Dec 5, 2020Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆12Mar 12, 2025Updated 11 months ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Augmenting engineering workflows with Probabilistic Machine Learning☆10Aug 26, 2025Updated 5 months ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago