PYNQ-Z1 board files for Vivado
☆35Jan 8, 2022Updated 4 years ago
Alternatives and similar repositories for pynq-z1_board_files
Users that are interested in pynq-z1_board_files are comparing it to the libraries listed below
Sorting:
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 7 years ago
- ☆15Apr 11, 2025Updated 10 months ago
- Networking Overlay on PYNQ☆50Mar 5, 2019Updated 7 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- ☆13Jun 12, 2018Updated 7 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Jan 13, 2016Updated 10 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Design contest for DAC 2018☆17Apr 12, 2018Updated 7 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆41Oct 15, 2019Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- ☆26Jul 6, 2018Updated 7 years ago
- Python FIR Filter Package for Xilinx Pynq Board☆30Apr 5, 2018Updated 7 years ago
- This repository describes I/O traces of Google storage servers and disks synthesized by Thesios. Thesios synthesizes representative I/O t…☆25Apr 29, 2024Updated last year
- FPGA Clock Configuration Device Driver for Linux☆32Dec 4, 2025Updated 3 months ago
- ☆28Feb 21, 2018Updated 8 years ago
- ☆68Jul 5, 2021Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- ☆30Mar 21, 2018Updated 7 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Jul 23, 2025Updated 7 months ago
- Real-time speech-to-text translation over WebSocket. Streams Opus or raw PCM audio from client to server for live transcription and optio…☆13Feb 20, 2026Updated 2 weeks ago
- Modding the LOOΠΔ light stick with a custom PCB/firmware, rechargeable battery and a companion Android app for wireless control.☆13Sep 16, 2022Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- ☆465Sep 10, 2024Updated last year
- This is implementation examples by Chainer.☆11Apr 7, 2018Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- A C# program that takes pictures at different focus distances and reconstructs a 3D model from the stack☆29Nov 22, 2013Updated 12 years ago
- ML.NET playground☆13Jun 14, 2019Updated 6 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Analyze experimental data with Programming by Navigation☆17Updated this week
- Repositorio utilizado para el Curso de Hadoop en Platzi☆11Dec 9, 2020Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Calculates a checksum at the end of SysEx☆14Aug 5, 2022Updated 3 years ago
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆12Aug 1, 2024Updated last year