Recipe for FPGA cooking
☆312Sep 29, 2024Updated last year
Alternatives and similar repositories for fpga_readings
Users that are interested in fpga_readings are comparing it to the libraries listed below
Sorting:
- ☆36Jan 21, 2021Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆900Mar 2, 2026Updated last week
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆881Jan 16, 2026Updated last month
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Machine learning on FPGAs using HLS☆1,824Mar 2, 2026Updated last week
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Build Customized FPGA Implementations for Vivado☆355Mar 2, 2026Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆463Sep 13, 2024Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- An Open-source FPGA IP Generator☆1,057Updated this week
- ☆764Jan 22, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,395May 8, 2024Updated last year
- Common SystemVerilog components☆718Feb 26, 2026Updated last week
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated 2 weeks ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- ☆465Sep 10, 2024Updated last year
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- Testbenches for HDL projects☆22Updated this week
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,222Jul 5, 2024Updated last year
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- Vitis HLS Library for FINN☆215Feb 25, 2026Updated last week
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- This repo contains the Limago code☆92May 8, 2025Updated 10 months ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 3 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Nov 16, 2020Updated 5 years ago