Recipe for FPGA cooking
☆312Sep 29, 2024Updated last year
Alternatives and similar repositories for fpga_readings
Users that are interested in fpga_readings are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Jan 21, 2021Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆889Jan 16, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆913Mar 27, 2026Updated 3 weeks ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Machine learning on FPGAs using HLS☆1,939Apr 10, 2026Updated last week
- ☆72Feb 16, 2023Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆367Apr 7, 2026Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆465Sep 13, 2024Updated last year
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆312Nov 16, 2020Updated 5 years ago
- An Open-source FPGA IP Generator☆1,082Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago
- ☆783Mar 20, 2026Updated 3 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆454Apr 12, 2026Updated last week
- Testbenches for HDL projects☆23Apr 8, 2026Updated last week
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Source codes used during the Coursera course titled "Developing FPGA-accelerated cloud applications with SDAccel: Theory"☆18Mar 11, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆137Sep 11, 2021Updated 4 years ago
- Common SystemVerilog components☆736Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- ☆471Sep 10, 2024Updated last year
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- Vitis HLS Library for FINN☆218Feb 25, 2026Updated last month
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open source FPGA-based NIC and platform for in-network compute☆2,261Jul 5, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆380Jan 20, 2025Updated last year
- This repo contains the Limago code☆93May 8, 2025Updated 11 months ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆285Dec 5, 2019Updated 6 years ago