Recipe for FPGA cooking
☆314Sep 29, 2024Updated last year
Alternatives and similar repositories for fpga_readings
Users that are interested in fpga_readings are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Jan 21, 2021Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆906Jan 16, 2026Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆957Aug 3, 2026Updated 3 weeks ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- Machine learning on FPGAs using HLS☆2,116Updated this week
- ☆74Feb 16, 2023Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆384Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆470Sep 13, 2024Updated last year
- ☆804Jul 13, 2026Updated last month
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆315Nov 16, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An Open-source FPGA IP Generator☆1,139Updated this week
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Clio, ASPLOS'22.☆80Feb 8, 2022Updated 4 years ago
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Testbenches for HDL projects☆23Updated this week
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- Source codes used during the Coursera course titled "Developing FPGA-accelerated cloud applications with SDAccel: Theory"☆18Mar 11, 2019Updated 7 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- ☆479Sep 10, 2024Updated last year
- Vitis HLS Library for FINN☆227May 27, 2026Updated 3 months ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- Must-have verilog systemverilog modules☆2,015Mar 12, 2026Updated 5 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆20Jul 7, 2017Updated 9 years ago
- Hardware Description Languages☆1,169Jul 9, 2026Updated last month
- This repo contains the Limago code☆96May 8, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,439Jul 5, 2024Updated 2 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 5 years ago
- 中文版 Parallel Programming for FPGAs☆772Aug 21, 2024Updated 2 years ago