☆44Feb 12, 2021Updated 5 years ago
Alternatives and similar repositories for riscv-reboot
Users that are interested in riscv-reboot are comparing it to the libraries listed below
Sorting:
- Graded exercises for nMigen (WIP)☆55Dec 25, 2020Updated 5 years ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- Building a RISC-V processor out of LSI logic☆93Apr 14, 2021Updated 4 years ago
- Pong game in a FPGA.☆96Oct 28, 2020Updated 5 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Module to use the Tiny C Compiler for inline C in Python.☆11Jan 28, 2026Updated last month
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- ☆55Oct 24, 2022Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- ☆12May 21, 2024Updated last year
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- A CH32V003 low cost pocket CO2 sensor☆29Jun 20, 2023Updated 2 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 6 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- ☆11Apr 3, 2017Updated 8 years ago
- --DEPRECATED--. Use other top level repository under IntellectualHeaven.☆42Jan 30, 2015Updated 11 years ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 4 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆49Aug 12, 2022Updated 3 years ago
- A simple Python tool to create pinout overviews of ICs.☆37Feb 17, 2024Updated 2 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Released alongside with a talk at REcon 2023, TheRestarter is an interactive command-line tool is designed to interact with the Windows …☆15Jun 8, 2023Updated 2 years ago
- 实现欧拉视频放大并用于心率检测等☆12Jul 30, 2018Updated 7 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Shipping Plugin for WooCommerce fetching the shipping rates as JSON from an external microservice☆12Feb 1, 2020Updated 6 years ago
- Mod Manager for Game 'Transport Fever' by Urban Games☆11Jun 23, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆14Aug 20, 2024Updated last year
- Incremental 3D Delaunay Tetrahedralization☆14Jul 21, 2024Updated last year
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago