XekriRedmane / riscv-rebootView external linksLinks
☆44Feb 12, 2021Updated 5 years ago
Alternatives and similar repositories for riscv-reboot
Users that are interested in riscv-reboot are comparing it to the libraries listed below
Sorting:
- Graded exercises for nMigen (WIP)☆55Dec 25, 2020Updated 5 years ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- Building a RISC-V processor out of LSI logic☆93Apr 14, 2021Updated 4 years ago
- Pong game in a FPGA.☆96Oct 28, 2020Updated 5 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- ☆55Oct 24, 2022Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 3 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- ☆12May 21, 2024Updated last year
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Jun 10, 2025Updated 8 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 4 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- --DEPRECATED--. Use other top level repository under IntellectualHeaven.☆42Jan 30, 2015Updated 11 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆682Jan 8, 2022Updated 4 years ago
- code and data for paper Joint Image and Depth Estimation with Mask-Based Lensless Cameras☆12Oct 4, 2020Updated 5 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Shipping Plugin for WooCommerce fetching the shipping rates as JSON from an external microservice☆12Feb 1, 2020Updated 6 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Jan 7, 2023Updated 3 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- A Full Hardware Real-Time Ray-Tracer☆111Nov 16, 2025Updated 2 months ago
- deprecated: C++ sanctuary for small but powerful and frequently required, stand alone features.☆16Jan 24, 2018Updated 8 years ago
- ☆11Jun 3, 2018Updated 7 years ago
- Ticketed lock synchronization primitive☆11Jan 25, 2021Updated 5 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- The Haiku operating system. (Pull requests will be ignored; patches may be sent to https://review.haiku-os.org).☆12Nov 30, 2025Updated 2 months ago
- Basic Circuits in Logisim☆11Jan 28, 2019Updated 7 years ago