XekriRedmane / riscv-rebootLinks
☆42Updated 4 years ago
Alternatives and similar repositories for riscv-reboot
Users that are interested in riscv-reboot are comparing it to the libraries listed below
Sorting:
- Graded exercises for nMigen (WIP)☆55Updated 5 years ago
- A reimplementation of a tiny stack CPU☆86Updated 2 years ago
- Building a RISC-V processor out of LSI logic☆93Updated 4 years ago
- List of all links you can try with ULX3S☆107Updated 4 years ago
- ☆69Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆155Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 7 months ago
- USB Serial on the TinyFPGA BX☆141Updated 4 years ago
- Example projects/code for the OrangeCrab☆108Updated last year
- CoreScore☆171Updated 2 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated 2 weeks ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Ultimate ECP5 development board☆115Updated 6 years ago
- Board definitions for Amaranth HDL☆122Updated 4 months ago
- A FPGA core for a simple SDRAM controller.☆122Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- A 32-bit RISC-V soft processor☆320Updated 2 months ago
- Compact FPGA game console☆166Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 4 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆75Updated 6 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago