XekriRedmane / riscv-rebootView external linksLinks
☆44Feb 12, 2021Updated 5 years ago
Alternatives and similar repositories for riscv-reboot
Users that are interested in riscv-reboot are comparing it to the libraries listed below
Sorting:
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- Building a RISC-V processor out of LSI logic☆93Apr 14, 2021Updated 4 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Module to use the Tiny C Compiler for inline C in Python.☆10Jan 28, 2026Updated 2 weeks ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- ☆55Oct 24, 2022Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 3 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- ☆12May 21, 2024Updated last year
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Jun 10, 2025Updated 8 months ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 6 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆682Jan 8, 2022Updated 4 years ago
- A simple Python tool to create pinout overviews of ICs.☆37Feb 17, 2024Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆49Aug 12, 2022Updated 3 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Jan 7, 2023Updated 3 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Incremental 3D Delaunay Tetrahedralization☆14Jul 21, 2024Updated last year
- 实现欧拉视频放大并用于心率检测等☆12Jul 30, 2018Updated 7 years ago
- code and data for paper Joint Image and Depth Estimation with Mask-Based Lensless Cameras☆12Oct 4, 2020Updated 5 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Shipping Plugin for WooCommerce fetching the shipping rates as JSON from an external microservice☆12Feb 1, 2020Updated 6 years ago
- Mod Manager for Game 'Transport Fever' by Urban Games☆11Jun 23, 2019Updated 6 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- A Full Hardware Real-Time Ray-Tracer☆112Nov 16, 2025Updated 2 months ago
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago
- Disassembly of Star Fox for the SNES (US version 1.2)☆13Oct 26, 2020Updated 5 years ago