medalotte / HLS-canny-edge-detectionLinks
FPGA implementation of Canny edge detection by using Vivado HLS
☆55Updated 6 years ago
Alternatives and similar repositories for HLS-canny-edge-detection
Users that are interested in HLS-canny-edge-detection are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Updated 8 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆58Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆180Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- PYNQ学习资料☆174Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆249Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆157Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- 中文:☆108Updated 6 years ago
- Implementation of CNN using Verilog☆238Updated 8 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆75Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆241Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- DPU on PYNQ☆239Updated 5 months ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆330Updated 4 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Updated 9 years ago
- Zynq-7000 DPU TRD☆47Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago