medalotte / HLS-canny-edge-detection
FPGA implementation of Canny edge detection by using Vivado HLS
☆47Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for HLS-canny-edge-detection
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆38Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- Integration of SIFT and LES Algorithms☆11Updated 6 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆60Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆86Updated 10 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆43Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆116Updated 3 years ago
- PYNQ学习资料☆158Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆162Updated last year
- 中文:☆91Updated 4 years ago
- Implementation of CNN using Verilog☆185Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆46Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago