TinyTapeout / tinytapeout-mpw7Links
TinyTapeout-01 submission repo
☆32Updated 3 years ago
Alternatives and similar repositories for tinytapeout-mpw7
Users that are interested in tinytapeout-mpw7 are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- ☆72Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆52Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆46Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- ☆20Updated 5 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆48Updated 2 years ago
- ☆33Updated 3 years ago
- Wishbone interconnect utilities☆44Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 weeks ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆79Updated last week
- ☆38Updated 3 years ago
- Portable HyperRAM controller☆62Updated last year
- SAR ADC on tiny tapeout☆45Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- ☆38Updated 3 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago