TinyTapeout / tinytapeout-mpw7Links
TinyTapeout-01 submission repo
☆32Updated 2 years ago
Alternatives and similar repositories for tinytapeout-mpw7
Users that are interested in tinytapeout-mpw7 are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- ☆20Updated 4 years ago
- Virtual Development Board☆61Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆36Updated last week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆56Updated 2 weeks ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ☆38Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆39Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆34Updated 4 years ago
- ☆70Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- ☆33Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 7 months ago