TinyTapeout / tinytapeout-mpw7
TinyTapeout-01 submission repo
☆30Updated 2 years ago
Alternatives and similar repositories for tinytapeout-mpw7:
Users that are interested in tinytapeout-mpw7 are comparing it to the libraries listed below
- ☆39Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆35Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆45Updated last month
- ☆36Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆32Updated 2 years ago
- SAR ADC on tiny tapeout☆37Updated 2 months ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated this week
- Efabless mpw7 submission☆13Updated 8 months ago
- A padring generator for ASICs☆24Updated last year
- ☆33Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated last year
- A Risc-V SoC for Tiny Tapeout☆11Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆15Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated last month
- ☆19Updated 4 years ago
- ☆31Updated last week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- RISC-V Nox core☆62Updated 5 months ago
- ☆29Updated 3 years ago
- ☆39Updated 3 weeks ago
- Repo to help explain the different options users have for packaging.☆16Updated 2 years ago
- A pipelined RISC-V processor☆48Updated last year
- Xilinx Unisim Library in Verilog☆72Updated 4 years ago