TinyTapeout / tinytapeout-mpw7
TinyTapeout-01 submission repo
☆31Updated 2 years ago
Alternatives and similar repositories for tinytapeout-mpw7:
Users that are interested in tinytapeout-mpw7 are comparing it to the libraries listed below
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- SAR ADC on tiny tapeout☆39Updated 2 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- ☆39Updated 2 years ago
- ☆36Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 4 months ago
- Efabless mpw7 submission☆13Updated 10 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- ☆19Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A Risc-V SoC for Tiny Tapeout☆15Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆18Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- sample VCD files☆36Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Virtual development board for HDL design☆41Updated 2 years ago
- Submission template for Tiny Tapeout 03☆19Updated last year
- ☆33Updated 4 years ago
- ☆45Updated 2 years ago
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- ☆33Updated 2 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago