TinyTapeout / tinytapeout-mpw7Links
TinyTapeout-01 submission repo
☆32Updated 3 years ago
Alternatives and similar repositories for tinytapeout-mpw7
Users that are interested in tinytapeout-mpw7 are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆71Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- ☆20Updated 4 years ago
- ☆34Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 5 years ago
- ☆38Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆73Updated this week
- A Risc-V SoC for Tiny Tapeout☆43Updated 2 weeks ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆57Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- FPGA examples on Google Colab☆27Updated 4 months ago