TinyTapeout / tinytapeout-mpw7Links
TinyTapeout-01 submission repo
☆32Updated 2 years ago
Alternatives and similar repositories for tinytapeout-mpw7
Users that are interested in tinytapeout-mpw7 are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Experimental flows using nextpnr for Xilinx devices☆48Updated this week
- ☆39Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- ☆45Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- ☆36Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- ☆69Updated 9 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- FPGA Odysseus with ULX3S☆65Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ☆33Updated 2 years ago
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆24Updated 2 weeks ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- Repo to help explain the different options users have for packaging.☆17Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week