TinyTapeout / tt03-submission-templateLinks
Submission template for Tiny Tapeout 03
☆20Updated last year
Alternatives and similar repositories for tt03-submission-template
Users that are interested in tt03-submission-template are comparing it to the libraries listed below
Sorting:
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆115Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated 2 weeks ago
- Demo projects for various Kintex FPGA boards☆62Updated 3 months ago
- Flip flop setup, hold & metastability explorer tool☆46Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- ☆111Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 3 years ago
- SAR ADC on tiny tapeout☆42Updated 7 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- ☆45Updated 2 years ago
- Nitro USB FPGA core☆87Updated last year
- CoreScore☆162Updated 2 weeks ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 10 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆87Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- ☆70Updated last year
- ☆41Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- sump3 logic analyzer☆27Updated this week
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- SPI RAM Emulation on Pico☆31Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago