TinyTapeout / tt03-submission-templateLinks
Submission template for Tiny Tapeout 03
☆20Updated 2 years ago
Alternatives and similar repositories for tt03-submission-template
Users that are interested in tt03-submission-template are comparing it to the libraries listed below
Sorting:
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last month
- Nitro USB FPGA core☆87Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆57Updated 3 weeks ago
- sample VCD files☆39Updated 2 weeks ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- ☆46Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Efabless mpw7 submission☆13Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆26Updated this week
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆34Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- sump3 logic analyzer☆29Updated last week