TinyTapeout / tt03-submission-templateLinks
Submission template for Tiny Tapeout 03
☆20Updated 2 years ago
Alternatives and similar repositories for tt03-submission-template
Users that are interested in tt03-submission-template are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 3 weeks ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 3 weeks ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆153Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated last week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 8 months ago
- Nitro USB FPGA core☆85Updated last year
- assorted library of utility cores for amaranth HDL☆97Updated last year
- A mixed-signal system on chip for nanopore-based DNA sequencing☆37Updated 3 years ago
- Tiny Tapeout project build tools + chip integration scripts☆28Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- sample VCD files☆39Updated 2 months ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆120Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆111Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆17Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- CoreScore☆169Updated 3 weeks ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago