TinyTapeout / tt03-submission-template
Submission template for Tiny Tapeout 03
☆19Updated last year
Alternatives and similar repositories for tt03-submission-template:
Users that are interested in tt03-submission-template are comparing it to the libraries listed below
- ☆23Updated last year
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆20Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- End-to-End Open-Source I2C GPIO Expander☆30Updated 2 weeks ago
- Nitro USB FPGA core☆84Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆102Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆61Updated 3 months ago
- FPGA dev board based on Lattice iCE40 8k☆67Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- SAR ADC on tiny tapeout☆37Updated 2 months ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆32Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 9 months ago
- sample VCD files☆36Updated 11 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆35Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆59Updated 2 years ago
- ☆44Updated 2 years ago
- PMOD boards for ULX3S☆41Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆53Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆77Updated 4 months ago
- ☆40Updated 10 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆143Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago