q3k / qfcLinks
Migrated to Codeberg
☆18Updated 3 years ago
Alternatives and similar repositories for qfc
Users that are interested in qfc are comparing it to the libraries listed below
Sorting:
- Deducing Tock execution flows from Ibex Verilator traces☆70Updated 3 years ago
- HDL development environment on Nix.☆26Updated last year
- Assemble 128-bit RISC-V☆46Updated last year
- The Mickey Mouse of dynamic linkers☆16Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last week
- A collection of common Bluespec interfaces/modules.☆102Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- A Rust-based userland which also adds compile-time assurances to seL4 development.☆117Updated 2 years ago
- memory-mapped registers for x86_64 systems☆35Updated 4 years ago
- converts catgirls to gds files☆15Updated 4 years ago
- Migrated to Codeberg☆15Updated 3 years ago
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 7 months ago
- 25519 for Cortex-M4 microcontrollers☆66Updated 3 weeks ago
- ☆16Updated 4 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated last month
- Language for composable analysis and generation of digital, analog, and RF signals☆58Updated 3 weeks ago
- Cross-platform Rust wrappers for the PCI ID Repository☆11Updated 3 weeks ago
- The LLHD reference simulator.☆39Updated 5 years ago
- Easy SMT solver interaction☆34Updated 3 months ago
- The SiFive wake build tool☆91Updated last week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- Sail code model of the CHERIoT ISA☆45Updated last week
- Verilog parsing and generator crate.☆21Updated 5 years ago
- Verilator Porcelain☆49Updated last year
- FeRTOS is a simple "operating system" that currently supports ARM Cortex-M CPUs☆13Updated 3 years ago
- ☆26Updated 3 years ago
- A RISC-V simulator implementing RV32G[C].☆35Updated 2 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year