UDP-IP stack accelerator and is able to send and receive data through Ethernet link
☆49Nov 3, 2025Updated 9 months ago
Alternatives and similar repositories for udp-offload-engine
Users that are interested in udp-offload-engine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Testbenches for HDL projects☆23Updated this week
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆23Dec 11, 2023Updated 2 years ago
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- general-cores☆21Jul 16, 2025Updated last year
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆24May 28, 2026Updated 2 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- This project aims to explore and compare different Kalman filter architectures and their performance on FPGA platforms. The focus is on t…☆29Dec 9, 2025Updated 8 months ago
- Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform☆28Dec 17, 2020Updated 5 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 4 months ago
- This script is written in python 3.x for interfacing the AD9833 with microcontrollers with micropython (specifically the PyBoard) over SP…☆19May 18, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 3 weeks ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Portable HyperRAM controller☆69Dec 8, 2024Updated last year
- Basic Common Modules☆48Jul 16, 2026Updated 3 weeks ago
- 使用KCF目标追踪算法进行目标识别和追踪，实现导弹的精确打击。☆10Jan 28, 2019Updated 7 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 控制组生存指南☆10Jun 28, 2019Updated 7 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated 2 weeks ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆39Jan 21, 2021Updated 5 years ago
- A portfolio selection recommendation system based on Markowitz Mean-Variance Model and Black-Litterman Model implemented on the financial…☆11Jan 5, 2021Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆76Apr 22, 2026Updated 3 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆78Jan 29, 2017Updated 9 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- 10G Low Latency Ethernet☆110Jul 15, 2023Updated 3 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 3 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- Everything needed to build my DualCast project! DualCast is a LoRa (long-range) transceiver and 2.4GHz wireless network analyzer based on…☆17Mar 8, 2025Updated last year
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago