UDP-IP stack accelerator and is able to send and receive data through Ethernet link
☆44Nov 3, 2025Updated 4 months ago
Alternatives and similar repositories for udp-offload-engine
Users that are interested in udp-offload-engine are comparing it to the libraries listed below
Sorting:
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Jan 21, 2021Updated 5 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- Verilog hardware abstraction library☆46Updated this week
- ☆28Jul 9, 2025Updated 7 months ago
- Testbenches for HDL projects☆22Updated this week
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆41Sep 9, 2024Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆60Jan 10, 2024Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- understanding of cocotb （In Chinese Only）☆21Jun 10, 2025Updated 8 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆21Feb 15, 2023Updated 3 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- ☆20Jun 18, 2022Updated 3 years ago
- ☆29Feb 20, 2024Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆34Jun 22, 2023Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated 11 months ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- CVA6 softcore contest☆22Feb 16, 2026Updated 2 weeks ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 4 years ago
- ☆29May 5, 2022Updated 3 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆34Nov 13, 2023Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago