UDP-IP stack accelerator and is able to send and receive data through Ethernet link
☆52Nov 3, 2025Updated 11 months ago
Alternatives and similar repositories for udp-offload-engine
Users that are interested in udp-offload-engine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CVA6 softcore contest☆25Jul 8, 2026Updated 3 months ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- Testbenches for HDL projects☆25Updated this week
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated last month
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- 基于CH32H417WEU6的16通道，200MHz逻辑分析仪工程。本工程移植到WEU6并修改部分引脚，修改原理图并重画PCB。原工程：https://oshwhub.com/q2h2/project_bszkxrnf☆24Jul 10, 2026Updated 3 months ago
- This project aims to explore and compare different Kalman filter architectures and their performance on FPGA platforms. The focus is on t…☆29Dec 9, 2025Updated 10 months ago
- A simple AXI4 SPI master with optional GPIO for additional control.☆10Nov 26, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ⚙️ RISC-V softcore SoC with UART, timer, GPIO and SDCard support — ready for real-time apps on low-cost FPGAs.☆12Aug 30, 2025Updated last year
- Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform☆28Dec 17, 2020Updated 5 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Oct 8, 2026Updated 3 weeks ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- plget is a tool used to measure latency packets spent in network stack, NIC driver and on the wire, trace interpacket gap, based as on h/…☆19Nov 18, 2019Updated 6 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆243Apr 23, 2024Updated 2 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆136Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆24Updated this week
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆79Jan 29, 2017Updated 9 years ago
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ESnet SmartNIC hardware design repository.☆68Oct 15, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆80Jul 14, 2026Updated 3 months ago
- 控制组生存指南☆11Jun 28, 2019Updated 7 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆221Updated this week
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆43Oct 26, 2026Updated last week
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago