UDP-IP stack accelerator and is able to send and receive data through Ethernet link
☆46Nov 3, 2025Updated 4 months ago
Alternatives and similar repositories for udp-offload-engine
Users that are interested in udp-offload-engine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CVA6 softcore contest☆22Mar 9, 2026Updated 2 weeks ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated 2 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- ☆30Jul 9, 2025Updated 8 months ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 2 years ago
- ☆22Feb 15, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- Simulator/interpreter for Arm64 machine language☆14Jun 17, 2022Updated 3 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Verilog hardware abstraction library☆50Updated this week
- AN EXPERIMENTAL INDIE 1D ROGUELIKE. YOU ARE DEAD☆73Apr 2, 2013Updated 12 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Testbenches for HDL projects☆22Updated this week
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 4 years ago
- understanding of cocotb （In Chinese Only）☆21Jun 10, 2025Updated 9 months ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- ☆29May 5, 2022Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆43Sep 9, 2024Updated last year
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 3 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- A deep learning based bioinformatics project on epigenetics in Type 2 Diabetes.☆17Mar 25, 2023Updated 3 years ago
- library OS, based on xv6, for running go programs on (virtual) bare metal☆12Jul 12, 2011Updated 14 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Mar 5, 2026Updated 2 weeks ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 6 months ago
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated last year
- ☆21Jul 28, 2021Updated 4 years ago
- ☆12Feb 7, 2023Updated 3 years ago