UDP-IP stack accelerator and is able to send and receive data through Ethernet link
☆52Nov 3, 2025Updated 11 months ago
Alternatives and similar repositories for udp-offload-engine
Users that are interested in udp-offload-engine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Testbenches for HDL projects☆23Updated this week
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- general-cores☆21Jul 16, 2025Updated last year
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Updated this week
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated last week
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 2 months ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Portable HyperRAM controller☆73Dec 8, 2024Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆91Oct 6, 2026Updated last week
- Basic Common Modules☆48Oct 5, 2026Updated last week
- 使用KCF目标追踪算法进行目标识别和追踪，实现导弹的精确打击。☆10Jan 28, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 控制组生存指南☆10Jun 28, 2019Updated 7 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Sep 24, 2026Updated 2 weeks ago
- ☆24Feb 15, 2023Updated 3 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆41Jan 21, 2021Updated 5 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆79Jan 29, 2017Updated 9 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- LiteX development baseboards arround the SQRL Acorn.☆80Oct 6, 2026Updated last week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- 10G Low Latency Ethernet☆111Jul 15, 2023Updated 3 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆15Jul 17, 2023Updated 3 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆39Jun 7, 2022Updated 4 years ago
- VHDL Modules☆24Mar 16, 2015Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago