paulscherrerinstitute / psi_commonLinks
Common elements for FPGA Design (FIFOs, RAMs, etc.)
☆34Updated 6 months ago
Alternatives and similar repositories for psi_common
Users that are interested in psi_common are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆73Updated this week
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated last month
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆37Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- UART models for cocotb☆29Updated last week
- OSVVM Documentation☆35Updated last month
- Python script to transform a VCD file to wavedrom format☆80Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- ☆24Updated 5 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆55Updated 2 months ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- Library of reusable VHDL components☆28Updated last year
- I2C models for cocotb☆36Updated last week
- Interface definitions for VHDL-2019.☆27Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated this week
- JESD204b modules in VHDL☆30Updated 6 years ago
- A flexible and scalable development platform for modern FPGA projects.☆32Updated last week
- FPGA and Digital ASIC Build System☆77Updated last week
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆49Updated this week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 8 months ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago