Alternatives and similar repositories for digital-design-lab-manual

Users that are interested in digital-design-lab-manual are comparing it to the libraries listed below

• MIPSfpga / schoolMIPS

  View on GitHub
  CPU microarchitecture, step by step
  ☆206Nov 1, 2020Updated 5 years ago
• dominiksalvet / limen-alpha

  View on GitHub
  Dual-core 16-bit RISC processor
  ☆12Jul 21, 2024Updated last year
• zhelnio / ahb_lite_sdram

  View on GitHub
  SDRAM controller for MIPSfpga+ system
  ☆24Oct 30, 2020Updated 5 years ago
• MIPSfpga / mipsfpga-plus

  View on GitHub
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆112Jun 27, 2019Updated 6 years ago
• prantoamt / 16bit_processor_design

  View on GitHub
  ☆12Dec 30, 2018Updated 7 years ago
• dominiksalvet / risc63

  View on GitHub
  Custom 64-bit pipelined RISC processor
  ☆18Dec 8, 2025Updated 2 months ago
• TUT-ASI / leon3-grlib-gpl-mirror

  View on GitHub
  Automated Git mirror of Gaisler's GRLIB/Leon3 releases
  ☆20Nov 2, 2025Updated 3 months ago
• adithyasunil26 / Y86-64-Processor

  View on GitHub
  A Y86-64 processor implemented using Verilog
  ☆16Aug 21, 2021Updated 4 years ago
• ARNTM / Todo_TELEMATICA

  View on GitHub
  ☆12May 21, 2024Updated last year
• fpga-logi / logi-pong-chu-examples

  View on GitHub
  example code for the logi-boards from pong chu HDL book
  ☆30Sep 4, 2015Updated 10 years ago
• EECS150 / fpga_labs_sp22

  View on GitHub
  ☆35Mar 16, 2022Updated 3 years ago
• sehugg / fpga-examples

  View on GitHub
  FPGA examples for 8bitworkshop.com
  ☆30May 23, 2019Updated 6 years ago
• RomeoMe5 / DDLM

  View on GitHub
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆63Sep 15, 2023Updated 2 years ago
• rbarzic / nanorv32

  View on GitHub
  A small 32-bit implementation of the RISC-V architecture
  ☆32Jul 17, 2020Updated 5 years ago
• ef-end-y / RiverRaidFPGA

  View on GitHub
  River Raid game on FPGA
  ☆23Oct 30, 2016Updated 9 years ago
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130

  View on GitHub
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆38Jun 2, 2021Updated 4 years ago
• DigitalDesignSchool / ce2020labs

  View on GitHub
  ChipEXPO 2020 Digital Design School Labs
  ☆37Nov 11, 2022Updated 3 years ago
• suoto / fpga_cores

  View on GitHub
  ☆33Apr 30, 2023Updated 2 years ago
• NJDFan / register-maps

  View on GitHub
  Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.
  ☆13Sep 22, 2025Updated 4 months ago
• ttrftech / LPC4370SDR-LCD

  View on GitHub
  Standalone SDR experiment using multicore MCU
  ☆11Apr 12, 2018Updated 7 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• Daniel-And-Jorge / 6.111-Final-Project

  View on GitHub
  ☆11Apr 3, 2017Updated 8 years ago
• TMNTmaker / OV7670__ST7735-fpga

  View on GitHub
  ☆10Oct 23, 2016Updated 9 years ago
• yedino / galaxy42

  View on GitHub
  ☆11Oct 10, 2018Updated 7 years ago
• tharunchitipolu / Dadda-Multiplier-using-CSA

  View on GitHub
  Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.
  ☆40Jun 6, 2024Updated last year
• opencpi / opencpi

  View on GitHub
  Open Component Portability Infrastructure
  ☆62May 1, 2021Updated 4 years ago
• Rajandeep / RSA-CRYPTOSYSTEM-using-verilog

  View on GitHub
  ☆12Aug 26, 2016Updated 9 years ago
• matthiasschweikart / HDL-FSM-Editor

  View on GitHub
  A tool for modeling FSMs by VHDL or Verilog
  ☆11Feb 9, 2026Updated last week
• wjoeyzhewei / Alpha64_R10000_Superscalar_Processor

  View on GitHub
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆11May 6, 2019Updated 6 years ago
• nihei9 / vartan

  View on GitHub
  An LALR parser generator for golang
  ☆15Jun 14, 2023Updated 2 years ago
• z80playground / sargon-cpm

  View on GitHub
  Sargon Chess for CP/M
  ☆11May 12, 2021Updated 4 years ago
• sentient06 / HFSUtilsGUI

  View on GitHub
  OSX interface for the HFSUtils tools
  ☆12Aug 28, 2013Updated 12 years ago
• Youssefmdany / RISC-V-Single-Cycle-Processor-Integrated-With-a-Cache-Memory-System-From-RTL-To-GDS

  View on GitHub
  RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS
  ☆11Aug 26, 2024Updated last year
• sangwoojun / bluedbm

  View on GitHub
  BlueDBM hw/sw implementation using the bluespecpcie PCIe library
  ☆12Dec 25, 2022Updated 3 years ago
• OOP-2015-Sem1 / OOP-2015

  View on GitHub
  Main repo of the OOP class
  ☆11Oct 16, 2017Updated 8 years ago
• OpenBanboo / High-Performance-ALU

  View on GitHub
  RTL Design and Implementation of High Performance Algorithm Logic Units
  ☆15Oct 1, 2019Updated 6 years ago
• rpjayaraman / RTL2UVM

  View on GitHub
  Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.
  ☆17Oct 21, 2025Updated 3 months ago
• Starrynightzyq / Fractional-N-DIV

  View on GitHub
  A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
  ☆16Apr 25, 2021Updated 4 years ago
• open-design / riscv-soc-cores

  View on GitHub
  ☆41Apr 4, 2021Updated 4 years ago