Digital Design Labs
☆25Dec 21, 2018Updated 7 years ago
Alternatives and similar repositories for digital-design-lab-manual
Users that are interested in digital-design-lab-manual are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU microarchitecture, step by step☆210Nov 1, 2020Updated 5 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆113Jun 27, 2019Updated 7 years ago
- ChipEXPO 2020 Digital Design School Labs☆39Nov 11, 2022Updated 3 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 3 weeks ago
- Standalone SDR experiment using multicore MCU☆11Apr 12, 2018Updated 8 years ago
- ☆12Apr 8, 2019Updated 7 years ago
- ☆12Dec 30, 2018Updated 7 years ago
- CPU microarchitecture, step by step☆191Jun 26, 2022Updated 4 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 7 months ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- OSHW GPS Tracker (Logger)☆18May 11, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple VFO on Si5351☆18Jun 9, 2020Updated 6 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated 2 weeks ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Standalone SDR experiment using multicore MCU - FM version☆17Apr 14, 2018Updated 8 years ago
- example code for the logi-boards from pong chu HDL book☆29Sep 4, 2015Updated 10 years ago
- Software for Pecan Pico 7☆12Aug 18, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A compact qcw tesla coil system☆13Mar 15, 2019Updated 7 years ago
- OSX interface for the HFSUtils tools☆12Aug 28, 2013Updated 12 years ago
- A Y86-64 processor implemented using Verilog☆17Aug 21, 2021Updated 4 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆31Feb 21, 2024Updated 2 years ago
- HTML5 Application to manipulate a Coons Bicubic Surface in 3D using its corner points, U and W tangents and UW twists.☆11Aug 19, 2019Updated 6 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- ☆17Dec 18, 2019Updated 6 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆14Aug 16, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- All digital AM radio receiver implemented on the stm32l4-discovery board.☆20May 19, 2021Updated 5 years ago
- Примеры элементов фронтенда и бекенда компилятора на C++, Lemon и LLVM☆11Apr 24, 2017Updated 9 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- ☆26Jan 8, 2019Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Apr 10, 2026Updated 3 months ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago