shimafujigit / SpaceWireCODECIP_100MHz
☆24Updated 10 years ago
Alternatives and similar repositories for SpaceWireCODECIP_100MHz
Users that are interested in SpaceWireCODECIP_100MHz are comparing it to the libraries listed below
Sorting:
- ☆13Updated 10 years ago
- Small footprint and configurable JESD204B core☆42Updated 3 weeks ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- MIL-STD-1553 <-> SPI bridge☆28Updated 6 years ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- ☆32Updated 2 years ago
- ☆17Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Wishbone to AXI bridge (VHDL)☆41Updated 5 years ago
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- Triple Modular Redundancy☆26Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- SPI core☆15Updated 5 years ago
- LimeSDR XTRX gateware project.☆16Updated 3 months ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- SpaceWire☆13Updated 10 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆23Updated 9 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆84Updated last year