andrempmattos / harsh-payloadLinks
Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation conditions. It was developed for the FloripaSat-2 CubeSat mission.
☆15Updated 3 years ago
Alternatives and similar repositories for harsh-payload
Users that are interested in harsh-payload are comparing it to the libraries listed below
Sorting:
- 1U CubeSat engineering model solar panels hardware project.☆12Updated 4 years ago
- SpaceLab Organization Info☆24Updated 3 years ago
- GOLDS-UFSC Project Documentation☆24Updated 8 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆83Updated last year
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 8 months ago
- Python productivity for RFSoC platforms☆78Updated last month
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆23Updated 9 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- SDK for FPGA / Linux Instruments☆102Updated last month
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆291Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 4 months ago
- AD9361 based USB3 SDR☆115Updated 7 years ago
- Library of VHDL components that are useful in larger designs.☆235Updated last year
- Repository for FPGA projects☆55Updated 9 months ago
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆116Updated 4 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆65Updated 3 years ago
- The PC/104 FlatSat used for the development and testing of the CubeSat MOVE-II☆19Updated 6 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- On-Board Data Handling Module☆25Updated 5 years ago
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆184Updated this week
- Hardware for OreSat's SDR GPS receive and other SDR GPS projects☆29Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆91Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆219Updated 2 years ago