andrempmattos / harsh-payload
Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation conditions. It was developed for the FloripaSat-2 CubeSat mission.
☆15Updated 3 years ago
Alternatives and similar repositories for harsh-payload
Users that are interested in harsh-payload are comparing it to the libraries listed below
Sorting:
- 1U CubeSat engineering model solar panels hardware project.☆12Updated 4 years ago
- On-Board Data Handling Module☆25Updated 5 years ago
- Telemetry, Tracking and Command Module 2.0☆19Updated last month
- GOLDS-UFSC Project Documentation☆21Updated 5 months ago
- Components libraries, project templates and other PCB related files☆13Updated 4 years ago
- Electrical Power System 2.0☆30Updated 7 months ago
- Hardware for OreSat's SDR GPS receive and other SDR GPS projects☆27Updated 11 months ago
- SpaceLab Organization Info☆22Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- The PC/104 FlatSat used for the development and testing of the CubeSat MOVE-II☆19Updated 6 years ago
- Hardware design files for the Little Free Radio☆21Updated 3 years ago
- Flatsat test platform☆10Updated 3 years ago
- On-Board Data Handling Module 2☆26Updated last week
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 7 months ago
- Payload board schematic and footprint for the SUCHAI 2 and 3.☆14Updated 2 years ago
- VHDL implementation of CCSDS123 compression standard☆6Updated 6 years ago
- HARV - HArdened Risc-V☆14Updated 3 years ago
- Sending raw data from the Digilent Arty FPGA board☆23Updated 8 years ago
- Opensat first generation cubesat bus, launch into orbit at 2016/11/11☆34Updated 2 years ago
- Attitude determination for CubeSat☆15Updated 9 years ago
- SpaceWire☆13Updated 10 years ago
- A CubeSat Power Modelling Tool☆21Updated 5 years ago
- 6DOF simulation of a CubeSat detumbling in LEO under 3-axis magnetic control using a B-dot controller and LPFs in closed-loop feedback.☆20Updated 2 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆23Updated 9 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆21Updated 8 years ago
- An RFSoC Frequency Planner developed using Python.☆27Updated last year
- Release of PocketSDR NEO* edition schematics, PCB, and BOM in KICAD 7.0 format.☆13Updated 10 months ago
- Triple Modular Redundancy☆26Updated 5 years ago