andrempmattos / harsh-payloadLinks
Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation conditions. It was developed for the FloripaSat-2 CubeSat mission.
☆15Updated 4 years ago
Alternatives and similar repositories for harsh-payload
Users that are interested in harsh-payload are comparing it to the libraries listed below
Sorting:
- 1U CubeSat engineering model solar panels hardware project.☆12Updated 4 years ago
- SpaceLab Organization Info☆24Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- On-Board Data Handling Module☆28Updated 5 years ago
- GOLDS-UFSC Project Documentation☆24Updated last year
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- Python productivity for RFSoC platforms☆84Updated last month
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆127Updated last month
- SDK for FPGA / Linux Instruments☆107Updated last month
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆41Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆202Updated this week
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 6 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Repository for FPGA projects☆57Updated 2 weeks ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆245Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆293Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- Export Qucs RF schematics to KiCad layouts & OpenEMS scripts☆157Updated 3 months ago
- Learning to do things with the Skywater 130nm process☆89Updated 5 years ago
- Collections of guides and projects related to testing RedPitaya☆56Updated 6 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- Telemetry, Tracking and Command Module 2.0☆22Updated 3 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆69Updated 4 years ago