Alternatives and similar repositories for PIM-tree

Users that are interested in PIM-tree are comparing it to the libraries listed below

• thu-pacman / TriCache
  A User-Transparent Block Cache Enabling High-Performance Out-of-Core Processing with In-Memory Programs
  ☆74Updated 2 years ago
• ut-datasys / tigon
  Tigon: A Distributed Database for a CXL Pod [OSDI '25]
  ☆37Updated last week
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆50Updated last year
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆29Updated last year
• thustorage / PetPS
  PetPS: Supporting Huge Embedding Models with Tiered Memory
  ☆33Updated last year
• spypaul / MQSim_CXL
  ☆75Updated 2 years ago
• thu-pacman / RisGraph
  RisGraph: A Real-Time Streaming System for Evolving Graphs to Support Sub-millisecond Per-update Analysis at Millions Ops/s
  ☆36Updated 3 years ago
• pkusys / Auncel
  Vector search with bounded performance.
  ☆36Updated last year
• zxjcarrot / 2-Tree
  Tiered Indexing is a general approach to improve the memory utilization of buffer-managed data structures including B+tree, Hashing, Heap…
  ☆45Updated 4 months ago
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆79Updated 6 years ago
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆31Updated last year
• thustorage / deft
  Deft: A Scalable Tree Index for Disaggregated Memory
  ☆20Updated 6 months ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
  ☆100Updated 3 weeks ago
• SlugLab / CXLMemSim
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆175Updated last week
• dmemsys / SMART
  This is the implementation repository of our OSDI'23 paper: SMART: A High-Performance Adaptive Radix Tree for Disaggregated Memory.
  ☆64Updated last year
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆51Updated last year
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆26Updated last year
• Compute-Express-Link / CXLPapers
  ☆110Updated 2 years ago
• project-kona / asplos21-ae
  ☆31Updated 4 years ago
• ucare-uchicago / ev-store-dlrm
  ☆31Updated last year
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆48Updated 3 years ago
• ziyueqiu / FrozenHot
  ☆28Updated last year
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆36Updated last year
• csl-iisc / GPM-ASPLOS22
  ☆36Updated last year
• dmemsys / FUSEE
  This is the implementation repository of our FAST'23 paper: FUSEE: A Fully Memory-Disaggregated Key-Value Store.
  ☆60Updated 2 years ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆38Updated 5 years ago
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆211Updated last year
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆59Updated last year
• iotlpf / ROLEX
  ROLEX: A Scalable RDMA-oriented Learned Key-Value Store for Disaggregated Memory Systems
  ☆79Updated 2 years ago
• thustorage / lambda-io
  λ-IO: a unified I/O stack for computational storage [FAST'23]
  ☆77Updated 6 months ago