yyNoBug / RISCV-CPULinks
A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch prediction and cache.
☆9Updated 5 years ago
Alternatives and similar repositories for RISCV-CPU
Users that are interested in RISCV-CPU are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆17Updated 5 years ago
- ☆86Updated last month
- Verilog program☆15Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆28Updated 4 years ago
- ☆42Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- ☆51Updated 2 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- ☆10Updated 4 years ago
- ☆66Updated 2 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆32Updated 8 months ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆75Updated 10 years ago
- ☆28Updated last week
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆37Updated 4 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆21Updated 6 years ago