J-CHUN / traffic-lightsLinks
数电设计--交通灯控制系统,更多内容请看:http://t.csdn.cn/KTWrc
☆21Updated 3 years ago
Alternatives and similar repositories for traffic-lights
Users that are interested in traffic-lights are comparing it to the libraries listed below
Sorting:
- FPGA-Edge-Detection-Project1☆59Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆130Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆871Updated last year
- ☆252Updated last year
- 第八届集创赛紫光同创杯国二FPGA部分☆29Updated last year
- 第八届集创赛紫光同创杯音频处理国家二等奖☆23Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆541Updated 4 years ago
- ☆33Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆352Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆132Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆76Updated 7 months ago
- 代码在这个库里 Code is here☆60Updated 2 months ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆30Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 6 months ago
- FPGA project☆230Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated this week
- FPGA实现简单的图像处理算法☆61Updated 2 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆15Updated 5 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆180Updated 2 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆45Updated last year
- FPGA的学习路线与书籍整理☆53Updated 2 years ago
- 基于FPGA进行车牌识别☆78Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆76Updated 4 years ago
- fpga读取摄像头数据上传到上位机,720P@60Hz☆19Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆83Updated 4 years ago
- In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. Th…☆22Updated 4 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆49Updated last year