MaxwellWjj / Zynq_LCD_LittleVGL
A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver
☆13Updated 5 years ago
Alternatives and similar repositories for Zynq_LCD_LittleVGL:
Users that are interested in Zynq_LCD_LittleVGL are comparing it to the libraries listed below
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- ☆62Updated this week
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆82Updated 7 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆19Updated 2 weeks ago
- FPGA Technology Exchange Group相关文件管理☆41Updated last year
- Vivado诸多IP,包括图像处理等☆178Updated 5 months ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- practice configure AHB-Lite bus protocol☆11Updated 5 years ago
- image processing based FPGA☆100Updated 3 years ago
- ☆127Updated 9 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆57Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆30Updated 4 years ago
- ☆28Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- I2C Master and Slave☆32Updated 9 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆77Updated 4 years ago
- fpga i2c slave verilog hdl rtl☆12Updated 9 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆32Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆134Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 9 months ago
- The project includes codes, specification, presentation and other information.☆24Updated 4 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆32Updated 2 years ago
- fpga based nes box☆28Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆25Updated 3 months ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆21Updated last year
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆129Updated 3 months ago
- verilog☆21Updated last year
- fpga跑sobel识别算法☆27Updated 3 years ago