StanfordAHA / Halide-to-Hardware
☆80Updated last week
Alternatives and similar repositories for Halide-to-Hardware:
Users that are interested in Halide-to-Hardware are comparing it to the libraries listed below
- HLS branch of Halide☆77Updated 6 years ago
- ☆52Updated this week
- Next generation CGRA generator☆108Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆90Updated last year
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- ☆89Updated last year
- MAERI public release☆31Updated 3 years ago
- ☆102Updated 2 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- ☆85Updated 2 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆44Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆42Updated 3 years ago
- ☆15Updated 3 years ago