Embedded Development Framework for ECOS SoC Chip.
☆17Jul 20, 2026Updated this week
Alternatives and similar repositories for embedded-sdk
Users that are interested in embedded-sdk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Jul 22, 2025Updated 11 months ago
- A Customized ASIC framework for Retro Stuff☆25Updated this week
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- ☆21May 26, 2025Updated last year
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆28Jan 2, 2025Updated last year
- MCP server to read waveform files☆43May 4, 2026Updated 2 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 7 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- An RTL-to-Chip Silicon Design Solution.☆47Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Jul 23, 2025Updated 11 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated last year
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆17Jan 27, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆244Jul 8, 2026Updated last week
- ☆76Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- ☆21Updated this week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- Modern co-simulation framework for RISC-V CPUs☆184Updated this week
- Official website for Jiachen Project (甲辰计划).☆66Jun 4, 2026Updated last month
- Arch OS Starship Theme☆15May 26, 2026Updated last month
- A tool to create immutable algebraic data structures and visitors for Java (such as abstract syntax trees).☆16Jan 12, 2026Updated 6 months ago
- ☆172Updated this week
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple RISC-V 3-stage Pipeline in Chisel☆616Aug 9, 2024Updated last year
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆55Apr 11, 2020Updated 6 years ago
- 太原理工大学先进计算机系统研究实验室（“一生一芯”工作室）辅助教学使用的前置知识讲义☆15Updated this week
- 龙芯杯2021个人赛决赛最终代码☆11Sep 1, 2021Updated 4 years ago
- 大家好，我们进入云顶新的世界，这是云顶书院全栈方向的知识分享社区。无论你是哪个专业，你都可以在这里学习如何进入“全栈”领域。我们将注重于前端基础知识和后台语言node.js相关领域。希望在此学习的各位可以掌握自己心仪的知识。☆19Jan 30, 2024Updated 2 years ago
- Python超星尔雅学习通小工具-答题助手☆15Oct 12, 2023Updated 2 years ago
- ☆21Apr 8, 2026Updated 3 months ago