NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories
☆94Jul 23, 2019Updated 6 years ago
Alternatives and similar repositories for NVmain
Users that are interested in NVmain are comparing it to the libraries listed below
Sorting:
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆134Aug 27, 2018Updated 7 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Jul 23, 2019Updated 6 years ago
- ☆14Jan 28, 2025Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆32Jan 13, 2022Updated 4 years ago
- VANS: A validated NVRAM simulator☆27Nov 22, 2023Updated 2 years ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆51May 24, 2022Updated 3 years ago
- Quartz: A DRAM-based performance emulator for NVM☆162Jul 28, 2019Updated 6 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆22Dec 28, 2015Updated 10 years ago
- ☆109Feb 12, 2024Updated 2 years ago
- ☆10Mar 31, 2022Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆192Updated this week
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- RPerf: Accurate Latency Measurement Framework for RDMA☆15Sep 24, 2025Updated 5 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆450Aug 3, 2024Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- Architecture for RRAM multilevel programming☆17Sep 6, 2018Updated 7 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆531Jun 25, 2024Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)